Commit 03da89c5 authored by Andi Kleen's avatar Andi Kleen Committed by Arnaldo Carvalho de Melo

perf vendor events intel: Update Goldmont events to V12

Signed-off-by: default avatarAndi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/20180118234518.GA27753@tassilo.jf.intel.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 97d00f2d
This source diff could not be displayed because it is too large. You can view the blob instead.
[ [
{ {
"CollectPEBSRecord": "1", "CollectPEBSRecord": "1",
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed because of a full resource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), reservation stations (RS), load/store buffers, physical registers, or any other needed machine resource that is currently unavailable. Note that uops must be available for consumption in order for this event to fire. If a uop is not available (Instruction Queue is empty), this event will not count.", "PublicDescription": "Counts cycles that fetch is stalled due to any reason. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes. This will include cycles due to an ITLB miss, ICache miss and other events.",
"EventCode": "0xCA", "EventCode": "0x86",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"UMask": "0x1", "UMask": "0x0",
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL", "EventName": "FETCH_STALL.ALL",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend" "BriefDescription": "Cycles code-fetch stalled due to any reason."
}, },
{ {
"CollectPEBSRecord": "1", "CollectPEBSRecord": "1",
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend because allocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g. the event is relevant during certain microcode flows). Counts all issue slots blocked while within this window including slots where uops were not available in the Instruction Queue.", "PublicDescription": "Counts cycles that fetch is stalled due to an outstanding ITLB miss. That is, the decoder queue is able to accept bytes, but the fetch unit is unable to provide bytes due to an ITLB miss. Note: this event is not the same as page walk cycles to retrieve an instruction translation.",
"EventCode": "0xCA", "EventCode": "0x86",
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"UMask": "0x2", "UMask": "0x1",
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RECOVERY", "EventName": "FETCH_STALL.ITLB_FILL_PENDING_CYCLES",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Unfilled issue slots per cycle to recover" "BriefDescription": "Cycles code-fetch stalled due to an outstanding ITLB miss."
}, },
{ {
"CollectPEBSRecord": "1", "CollectPEBSRecord": "1",
...@@ -29,6 +29,26 @@ ...@@ -29,6 +29,26 @@
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Unfilled issue slots per cycle" "BriefDescription": "Unfilled issue slots per cycle"
}, },
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed because of a full resource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), reservation stations (RS), load/store buffers, physical registers, or any other needed machine resource that is currently unavailable. Note that uops must be available for consumption in order for this event to fire. If a uop is not available (Instruction Queue is empty), this event will not count.",
"EventCode": "0xCA",
"Counter": "0,1,2,3",
"UMask": "0x1",
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL",
"SampleAfterValue": "200003",
"BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend because allocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g. the event is relevant during certain microcode flows). Counts all issue slots blocked while within this window including slots where uops were not available in the Instruction Queue.",
"EventCode": "0xCA",
"Counter": "0,1,2,3",
"UMask": "0x2",
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RECOVERY",
"SampleAfterValue": "200003",
"BriefDescription": "Unfilled issue slots per cycle to recover"
},
{ {
"CollectPEBSRecord": "2", "CollectPEBSRecord": "2",
"PublicDescription": "Counts hardware interrupts received by the processor.", "PublicDescription": "Counts hardware interrupts received by the processor.",
...@@ -36,8 +56,18 @@ ...@@ -36,8 +56,18 @@
"Counter": "0,1,2,3", "Counter": "0,1,2,3",
"UMask": "0x1", "UMask": "0x1",
"EventName": "HW_INTERRUPTS.RECEIVED", "EventName": "HW_INTERRUPTS.RECEIVED",
"SampleAfterValue": "203",
"BriefDescription": "Hardware interrupts received"
},
{
"CollectPEBSRecord": "2",
"PublicDescription": "Counts the number of core cycles during which interrupts are masked (disabled). Increments by 1 each core cycle that EFLAGS.IF is 0, regardless of whether interrupts are pending or not.",
"EventCode": "0xCB",
"Counter": "0,1,2,3",
"UMask": "0x2",
"EventName": "HW_INTERRUPTS.MASKED",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Hardware interrupts received (Precise event capable)" "BriefDescription": "Cycles hardware interrupts are masked"
}, },
{ {
"CollectPEBSRecord": "2", "CollectPEBSRecord": "2",
...@@ -47,6 +77,6 @@ ...@@ -47,6 +77,6 @@
"UMask": "0x4", "UMask": "0x4",
"EventName": "HW_INTERRUPTS.PENDING_AND_MASKED", "EventName": "HW_INTERRUPTS.PENDING_AND_MASKED",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Cycles pending interrupts are masked (Precise event capable)" "BriefDescription": "Cycles pending interrupts are masked"
} }
] ]
\ No newline at end of file
[ [
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle when a Data-side (walks due to a data operation) page walk is in progress.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x1",
"EventName": "PAGE_WALKS.D_SIDE_CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of D-side page-walks in cycles"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle when a Instruction-side (walks due to an instruction fetch) page walk is in progress.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x2",
"EventName": "PAGE_WALKS.I_SIDE_CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of I-side pagewalks in cycles"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle a page-walk is in progress due to either a data memory operation or an instruction fetch.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x3",
"EventName": "PAGE_WALKS.CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of page-walks in cycles"
},
{ {
"CollectPEBSRecord": "1", "CollectPEBSRecord": "1",
"PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) for a linear address of an instruction fetch. It counts when new translation are filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.", "PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) for a linear address of an instruction fetch. It counts when new translation are filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.",
...@@ -41,35 +71,5 @@ ...@@ -41,35 +71,5 @@
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS", "EventName": "MEM_UOPS_RETIRED.DTLB_MISS",
"SampleAfterValue": "200003", "SampleAfterValue": "200003",
"BriefDescription": "Memory uops retired that missed the DTLB (Precise event capable)" "BriefDescription": "Memory uops retired that missed the DTLB (Precise event capable)"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle when a Data-side (walks due to a data operation) page walk is in progress.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x1",
"EventName": "PAGE_WALKS.D_SIDE_CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of D-side page-walks in cycles"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle when a Instruction-side (walks due to an instruction fetch) page walk is in progress.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x2",
"EventName": "PAGE_WALKS.I_SIDE_CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of I-side pagewalks in cycles"
},
{
"CollectPEBSRecord": "1",
"PublicDescription": "Counts every core cycle a page-walk is in progress due to either a data memory operation or an instruction fetch.",
"EventCode": "0x05",
"Counter": "0,1,2,3",
"UMask": "0x3",
"EventName": "PAGE_WALKS.CYCLES",
"SampleAfterValue": "200003",
"BriefDescription": "Duration of page-walks in cycles"
} }
] ]
\ No newline at end of file
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment