Commit 153030c2 authored by Roger Quadros's avatar Roger Quadros Committed by Benoit Cousson

ARM: dts: omap5-uevm: Provide USB Host PHY clock frequency

USB Host PHY clock on port 2 must be configured to 19.2MHz.
Provide this information.

Cc: Sricharan R <r.sricharan@ti.com>
Signed-off-by: default avatarRoger Quadros <rogerq@ti.com>
Signed-off-by: default avatarBenoit Cousson <benoit.cousson@linaro.org>
parent 6f569293
......@@ -42,6 +42,13 @@ hsusb2_reset: hsusb2_reset_reg {
hsusb2_phy: hsusb2_phy {
compatible = "usb-nop-xceiv";
reset-supply = <&hsusb2_reset>;
/**
* FIXME
* Put the right clock phandle here when available
* clocks = <&auxclk1>;
* clock-names = "main_clk";
*/
clock-frequency = <19200000>;
};
/* HS USB Port 3 RESET */
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment