Commit 326db0dc authored by Yann Dirson's avatar Yann Dirson Committed by Alex Deucher

amdgpu: fix some comment typos

Signed-off-by: default avatarYann Dirson <ydirson@free.fr>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 03f2abb0
...@@ -53,7 +53,7 @@ ...@@ -53,7 +53,7 @@
* can be mapped as snooped (cached system pages) or unsnooped * can be mapped as snooped (cached system pages) or unsnooped
* (uncached system pages). * (uncached system pages).
* Each VM has an ID associated with it and there is a page table * Each VM has an ID associated with it and there is a page table
* associated with each VMID. When execting a command buffer, * associated with each VMID. When executing a command buffer,
* the kernel tells the the ring what VMID to use for that command * the kernel tells the the ring what VMID to use for that command
* buffer. VMIDs are allocated dynamically as commands are submitted. * buffer. VMIDs are allocated dynamically as commands are submitted.
* The userspace drivers maintain their own address space and the kernel * The userspace drivers maintain their own address space and the kernel
......
...@@ -744,7 +744,7 @@ static void soc15_reg_base_init(struct amdgpu_device *adev) ...@@ -744,7 +744,7 @@ static void soc15_reg_base_init(struct amdgpu_device *adev)
vega10_reg_base_init(adev); vega10_reg_base_init(adev);
break; break;
case CHIP_RENOIR: case CHIP_RENOIR:
/* It's safe to do ip discovery here for Renior, /* It's safe to do ip discovery here for Renoir,
* it doesn't support SRIOV. */ * it doesn't support SRIOV. */
if (amdgpu_discovery) { if (amdgpu_discovery) {
r = amdgpu_discovery_reg_base_init(adev); r = amdgpu_discovery_reg_base_init(adev);
......
...@@ -80,7 +80,7 @@ extern "C" { ...@@ -80,7 +80,7 @@ extern "C" {
* *
* %AMDGPU_GEM_DOMAIN_GTT GPU accessible system memory, mapped into the * %AMDGPU_GEM_DOMAIN_GTT GPU accessible system memory, mapped into the
* GPU's virtual address space via gart. Gart memory linearizes non-contiguous * GPU's virtual address space via gart. Gart memory linearizes non-contiguous
* pages of system memory, allows GPU access system memory in a linezrized * pages of system memory, allows GPU access system memory in a linearized
* fashion. * fashion.
* *
* %AMDGPU_GEM_DOMAIN_VRAM Local video memory. For APUs, it is memory * %AMDGPU_GEM_DOMAIN_VRAM Local video memory. For APUs, it is memory
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment