Commit 38584104 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman

ARM: dts: blanche: add CAN0 support

Define the Blanche board dependent part of the CAN0 device node along with
the CAN_CLK crystal.
Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent f947c02a
...@@ -60,6 +60,10 @@ &extal_clk { ...@@ -60,6 +60,10 @@ &extal_clk {
clock-frequency = <20000000>; clock-frequency = <20000000>;
}; };
&can_clk {
clock-frequency = <48000000>;
};
&pfc { &pfc {
scif0_pins: scif0 { scif0_pins: scif0 {
groups = "scif0_data"; groups = "scif0_data";
...@@ -81,6 +85,11 @@ lbsc { ...@@ -81,6 +85,11 @@ lbsc {
function = "lbsc"; function = "lbsc";
}; };
}; };
can0_pins: can0 {
groups = "can0_data", "can_clk";
function = "can0";
};
}; };
&scif0 { &scif0 {
...@@ -96,3 +105,10 @@ &scif3 { ...@@ -96,3 +105,10 @@ &scif3 {
status = "okay"; status = "okay";
}; };
&can0 {
pinctrl-0 = <&can0_pins>;
pinctrl-names = "default";
status = "okay";
};
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment