Commit 521b43d4 authored by Nicolin Chen's avatar Nicolin Chen Committed by Shawn Guo

ARM: dts: imx6qdl-sabresd: add clko1 iomux configuration

Setting GPIO_0 pad as clko1 clock output to provide MCLK for WM8962.
Signed-off-by: default avatarNicolin Chen <b42378@freescale.com>
Signed-off-by: default avatarShawn Guo <shawn.guo@linaro.org>
parent 3180f956
...@@ -29,6 +29,7 @@ MX6DL_PAD_NANDF_D0__GPIO2_IO00 0x80000000 ...@@ -29,6 +29,7 @@ MX6DL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
MX6DL_PAD_NANDF_D1__GPIO2_IO01 0x80000000 MX6DL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
MX6DL_PAD_NANDF_D2__GPIO2_IO02 0x80000000 MX6DL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
MX6DL_PAD_NANDF_D3__GPIO2_IO03 0x80000000 MX6DL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
MX6DL_PAD_GPIO_0__CCM_CLKO1 0x130b0
>; >;
}; };
}; };
......
...@@ -33,6 +33,7 @@ MX6Q_PAD_NANDF_D0__GPIO2_IO00 0x80000000 ...@@ -33,6 +33,7 @@ MX6Q_PAD_NANDF_D0__GPIO2_IO00 0x80000000
MX6Q_PAD_NANDF_D1__GPIO2_IO01 0x80000000 MX6Q_PAD_NANDF_D1__GPIO2_IO01 0x80000000
MX6Q_PAD_NANDF_D2__GPIO2_IO02 0x80000000 MX6Q_PAD_NANDF_D2__GPIO2_IO02 0x80000000
MX6Q_PAD_NANDF_D3__GPIO2_IO03 0x80000000 MX6Q_PAD_NANDF_D3__GPIO2_IO03 0x80000000
MX6Q_PAD_GPIO_0__CCM_CLKO1 0x130b0
>; >;
}; };
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment