Skip to content

L
linux
Commit fc143580 authored by Kajol Jain's avatar Kajol Jain Committed by Arnaldo Carvalho de Melo
Browse files
Options

perf vendor events power10: Update JSON/events 

Update JSON/Events list with data-source events for power10 platform.
Signed-off-by: default avatarKajol Jain <kjain@linux.ibm.com>
Cc: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
Cc: Disha Goel <disgoel@linux.ibm.com>
Cc: Madhavan Srinivasan <maddy@linux.ibm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: linuxppc-dev@lists.ozlabs.org
Link: https://lore.kernel.org/r/20230905114039.176645-1-kjain@linux.ibm.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent 6066622c
Hide whitespace changes
Inline Side-by-side
Showing with 1282 additions and 15 deletions
tools/perf/pmu-events/arch/powerpc/power10/datasource.json 0 → 100644
View file @ fc143580
[
{
"EventCode": "0x200FE",
"EventName": "PM_DATA_FROM_L2MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss."
},
{
"EventCode": "0x300FE",
"EventName": "PM_DATA_FROM_L3MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from beyond the local core's L3 due to a demand miss."
},
{
"EventCode": "0x400FE",
"EventName": "PM_DATA_FROM_MEMORY",
"BriefDescription": "The processor's data cache was reloaded from local, remote, or distant memory due to a demand miss."
},
{
"EventCode": "0x000300000000C040",
"EventName": "PM_INST_FROM_L2",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x000340000000C040",
"EventName": "PM_DATA_FROM_L2",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x000300000010C040",
"EventName": "PM_INST_FROM_L2_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x000340000020C040",
"EventName": "PM_DATA_FROM_L2_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x003F00000000C040",
"EventName": "PM_INST_FROM_L1MISS",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L1 due to a demand miss."
},
{
"EventCode": "0x003F40000000C040",
"EventName": "PM_DATA_FROM_L1MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L1 due to a demand miss."
},
{
"EventCode": "0x003F00000010C040",
"EventName": "PM_INST_FROM_L1MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L1 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x003F40000020C040",
"EventName": "PM_DATA_FROM_L1MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L1 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x000040000000C040",
"EventName": "PM_DATA_FROM_L2_NO_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x000040000020C040",
"EventName": "PM_DATA_FROM_L2_NO_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x004040000000C040",
"EventName": "PM_DATA_FROM_L2_MEPF",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x004040000020C040",
"EventName": "PM_DATA_FROM_L2_MEPF_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x008040000000C040",
"EventName": "PM_DATA_FROM_L2_LDHITST_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict on ld-hit-store from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x008040000020C040",
"EventName": "PM_DATA_FROM_L2_LDHITST_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict on ld-hit-store from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x00C040000000C040",
"EventName": "PM_DATA_FROM_L2_OTHER_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict other than ld-hit-store from the local core's L2 due to a demand miss."
},
{
"EventCode": "0x00C040000020C040",
"EventName": "PM_DATA_FROM_L2_OTHER_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict other than ld-hit-store from the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x000380000000C040",
"EventName": "PM_INST_FROM_L2MISS",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L2 due to a demand miss."
},
{
"EventCode": "0x000380000010C040",
"EventName": "PM_INST_FROM_L2MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0003C0000020C040",
"EventName": "PM_DATA_FROM_L2MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x010300000000C040",
"EventName": "PM_INST_FROM_L3",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L3 due to a demand miss."
},
{
"EventCode": "0x010340000000C040",
"EventName": "PM_DATA_FROM_L3",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss."
},
{
"EventCode": "0x010300000010C040",
"EventName": "PM_INST_FROM_L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x010340000020C040",
"EventName": "PM_DATA_FROM_L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x010040000000C040",
"EventName": "PM_DATA_FROM_L3_NO_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L3 due to a demand miss."
},
{
"EventCode": "0x010040000020C040",
"EventName": "PM_DATA_FROM_L3_NO_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x014040000000C040",
"EventName": "PM_DATA_FROM_L3_MEPF",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L3 due to a demand miss."
},
{
"EventCode": "0x014040000020C040",
"EventName": "PM_DATA_FROM_L3_MEPF_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x01C040000000C040",
"EventName": "PM_DATA_FROM_L3_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss."
},
{
"EventCode": "0x01C040000020C040",
"EventName": "PM_DATA_FROM_L3_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x000780000000C040",
"EventName": "PM_INST_FROM_L3MISS",
"BriefDescription": "The processor's instruction cache was reloaded from beyond the local core's L3 due to a demand miss."
},
{
"EventCode": "0x000780000010C040",
"EventName": "PM_INST_FROM_L3MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from beyond the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0007C0000020C040",
"EventName": "PM_DATA_FROM_L3MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from beyond the local core's L3 due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080040000000C040",
"EventName": "PM_DATA_FROM_L21_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080040000020C040",
"EventName": "PM_DATA_FROM_L21_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x084040000000C040",
"EventName": "PM_DATA_FROM_L21_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x084040000020C040",
"EventName": "PM_DATA_FROM_L21_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080100000000C040",
"EventName": "PM_INST_FROM_L21_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080140000000C040",
"EventName": "PM_DATA_FROM_L21_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080100000010C040",
"EventName": "PM_INST_FROM_L21_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080140000020C040",
"EventName": "PM_DATA_FROM_L21_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x088040000000C040",
"EventName": "PM_DATA_FROM_L31_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x088040000020C040",
"EventName": "PM_DATA_FROM_L31_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x08C040000000C040",
"EventName": "PM_DATA_FROM_L31_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x08C040000020C040",
"EventName": "PM_DATA_FROM_L31_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x088100000000C040",
"EventName": "PM_INST_FROM_L31_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x088140000000C040",
"EventName": "PM_DATA_FROM_L31_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x088100000010C040",
"EventName": "PM_INST_FROM_L31_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x088140000020C040",
"EventName": "PM_DATA_FROM_L31_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080240000000C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080240000020C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x084240000000C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x084240000020C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080300000000C040",
"EventName": "PM_INST_FROM_REGENT_L2L3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080340000000C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss."
},
{
"EventCode": "0x080300000010C040",
"EventName": "PM_INST_FROM_REGENT_L2L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080340000020C040",
"EventName": "PM_DATA_FROM_REGENT_L2L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0040000000C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0040000020C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A4040000000C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A4040000020C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0100000000C040",
"EventName": "PM_INST_FROM_L21_NON_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0140000000C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0100000010C040",
"EventName": "PM_INST_FROM_L21_NON_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0140000020C040",
"EventName": "PM_DATA_FROM_L21_NON_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A8040000000C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A8040000020C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0AC040000000C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0AC040000020C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A8100000000C040",
"EventName": "PM_INST_FROM_L31_NON_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A8140000000C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A8100000010C040",
"EventName": "PM_INST_FROM_L31_NON_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A8140000020C040",
"EventName": "PM_DATA_FROM_L31_NON_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0240000000C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0240000020C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A4240000000C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A4240000020C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0300000000C040",
"EventName": "PM_INST_FROM_NON_REGENT_L2L3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0340000000C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in a different regent due to a demand miss."
},
{
"EventCode": "0x0A0300000010C040",
"EventName": "PM_INST_FROM_NON_REGENT_L2L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0A0340000020C040",
"EventName": "PM_DATA_FROM_NON_REGENT_L2L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in a different regent due to a demand miss or prefetch reload."
},
{
"EventCode": "0x094100000000C040",
"EventName": "PM_INST_FROM_LMEM",
"BriefDescription": "The processor's instruction cache was reloaded from the local chip's memory due to a demand miss."
},
{
"EventCode": "0x094040000000C040",
"EventName": "PM_DATA_FROM_LMEM",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's memory due to a demand miss."
},
{
"EventCode": "0x094100000010C040",
"EventName": "PM_INST_FROM_LMEM_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local chip's memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x094040000020C040",
"EventName": "PM_DATA_FROM_LMEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x098040000000C040",
"EventName": "PM_DATA_FROM_L_OC_CACHE",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI cache due to a demand miss."
},
{
"EventCode": "0x098040000020C040",
"EventName": "PM_DATA_FROM_L_OC_CACHE_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI cache due to a demand miss or prefetch reload."
},
{
"EventCode": "0x09C040000000C040",
"EventName": "PM_DATA_FROM_L_OC_MEM",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI memory due to a demand miss."
},
{
"EventCode": "0x09C040000020C040",
"EventName": "PM_DATA_FROM_L_OC_MEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x098100000000C040",
"EventName": "PM_INST_FROM_L_OC_ANY",
"BriefDescription": "The processor's instruction cache was reloaded from the local chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x098140000000C040",
"EventName": "PM_DATA_FROM_L_OC_ANY",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x098100000010C040",
"EventName": "PM_INST_FROM_L_OC_ANY_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x098140000020C040",
"EventName": "PM_DATA_FROM_L_OC_ANY_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0040000000C040",
"EventName": "PM_DATA_FROM_RL2_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0040000020C040",
"EventName": "PM_DATA_FROM_RL2_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C4040000000C040",
"EventName": "PM_DATA_FROM_RL2_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C4040000020C040",
"EventName": "PM_DATA_FROM_RL2_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0100000000C040",
"EventName": "PM_INST_FROM_RL2",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0140000000C040",
"EventName": "PM_DATA_FROM_RL2",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0100000010C040",
"EventName": "PM_INST_FROM_RL2_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0140000020C040",
"EventName": "PM_DATA_FROM_RL2_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C8040000000C040",
"EventName": "PM_DATA_FROM_RL3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C8040000020C040",
"EventName": "PM_DATA_FROM_RL3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0CC040000000C040",
"EventName": "PM_DATA_FROM_RL3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0CC040000020C040",
"EventName": "PM_DATA_FROM_RL3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C8100000000C040",
"EventName": "PM_INST_FROM_RL3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C8140000000C040",
"EventName": "PM_DATA_FROM_RL3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C8100000010C040",
"EventName": "PM_INST_FROM_RL3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C8140000020C040",
"EventName": "PM_DATA_FROM_RL3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0240000000C040",
"EventName": "PM_DATA_FROM_RL2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0240000020C040",
"EventName": "PM_DATA_FROM_RL2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C4240000000C040",
"EventName": "PM_DATA_FROM_RL2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C4240000020C040",
"EventName": "PM_DATA_FROM_RL2L3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0300000000C040",
"EventName": "PM_INST_FROM_RL2L3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0340000000C040",
"EventName": "PM_DATA_FROM_RL2L3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a remote chip due to a demand miss."
},
{
"EventCode": "0x0C0300000010C040",
"EventName": "PM_INST_FROM_RL2L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0340000020C040",
"EventName": "PM_DATA_FROM_RL2L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a remote chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0D4100000000C040",
"EventName": "PM_INST_FROM_RMEM",
"BriefDescription": "The processor's instruction cache was reloaded from remote memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x0D4040000000C040",
"EventName": "PM_DATA_FROM_RMEM",
"BriefDescription": "The processor's L1 data cache was reloaded from remote memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x0D4100000010C040",
"EventName": "PM_INST_FROM_RMEM_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from remote memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0D4040000020C040",
"EventName": "PM_DATA_FROM_RMEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from remote memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0D8040000000C040",
"EventName": "PM_DATA_FROM_R_OC_CACHE",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI cache due to a demand miss."
},
{
"EventCode": "0x0D8040000020C040",
"EventName": "PM_DATA_FROM_R_OC_CACHE_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI cache due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0DC040000000C040",
"EventName": "PM_DATA_FROM_R_OC_MEM",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI memory due to a demand miss."
},
{
"EventCode": "0x0DC040000020C040",
"EventName": "PM_DATA_FROM_R_OC_MEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0D8100000000C040",
"EventName": "PM_INST_FROM_R_OC_ANY",
"BriefDescription": "The processor's instruction cache was reloaded from a remote chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x0D8140000000C040",
"EventName": "PM_DATA_FROM_R_OC_ANY",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x0D8100000010C040",
"EventName": "PM_INST_FROM_R_OC_ANY_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a remote chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0D8140000020C040",
"EventName": "PM_DATA_FROM_R_OC_ANY_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a remote chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0040000000C040",
"EventName": "PM_DATA_FROM_DL2_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0040000020C040",
"EventName": "PM_DATA_FROM_DL2_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E4040000000C040",
"EventName": "PM_DATA_FROM_DL2_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E4040000020C040",
"EventName": "PM_DATA_FROM_DL2_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0100000000C040",
"EventName": "PM_INST_FROM_DL2",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0140000000C040",
"EventName": "PM_DATA_FROM_DL2",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0100000010C040",
"EventName": "PM_INST_FROM_DL2_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0140000020C040",
"EventName": "PM_DATA_FROM_DL2_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E8040000000C040",
"EventName": "PM_DATA_FROM_DL3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E8040000020C040",
"EventName": "PM_DATA_FROM_DL3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0EC040000000C040",
"EventName": "PM_DATA_FROM_DL3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0EC040000020C040",
"EventName": "PM_DATA_FROM_DL3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E8100000000C040",
"EventName": "PM_INST_FROM_DL3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E8140000000C040",
"EventName": "PM_DATA_FROM_DL3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E8100000010C040",
"EventName": "PM_INST_FROM_DL3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E8140000020C040",
"EventName": "PM_DATA_FROM_DL3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0240000000C040",
"EventName": "PM_DATA_FROM_DL2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0240000020C040",
"EventName": "PM_DATA_FROM_DL2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E4240000000C040",
"EventName": "PM_DATA_FROM_DL2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E4240000020C040",
"EventName": "PM_DATA_FROM_DL2L3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0300000000C040",
"EventName": "PM_INST_FROM_DL2L3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0340000000C040",
"EventName": "PM_DATA_FROM_DL2L3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a distant chip due to a demand miss."
},
{
"EventCode": "0x0E0300000010C040",
"EventName": "PM_INST_FROM_DL2L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0E0340000020C040",
"EventName": "PM_DATA_FROM_DL2L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a distant chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0F4100000000C040",
"EventName": "PM_INST_FROM_DMEM",
"BriefDescription": "The processor's instruction cache was reloaded from distant memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x0F4040000000C040",
"EventName": "PM_DATA_FROM_DMEM",
"BriefDescription": "The processor's L1 data cache was reloaded from distant memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x0F4100000010C040",
"EventName": "PM_INST_FROM_DMEM_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from distant memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0F4040000020C040",
"EventName": "PM_DATA_FROM_DMEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from distant memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0F8040000000C040",
"EventName": "PM_DATA_FROM_D_OC_CACHE",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI cache due to a demand miss."
},
{
"EventCode": "0x0F8040000020C040",
"EventName": "PM_DATA_FROM_D_OC_CACHE_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI cache due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0FC040000000C040",
"EventName": "PM_DATA_FROM_D_OC_MEM",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI memory due to a demand miss."
},
{
"EventCode": "0x0FC040000020C040",
"EventName": "PM_DATA_FROM_D_OC_MEM_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0F8100000000C040",
"EventName": "PM_INST_FROM_D_OC_ANY",
"BriefDescription": "The processor's instruction cache was reloaded from a distant chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x0F8140000000C040",
"EventName": "PM_DATA_FROM_D_OC_ANY",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI cache or memory due to a demand miss."
},
{
"EventCode": "0x0F8100000010C040",
"EventName": "PM_INST_FROM_D_OC_ANY_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a distant chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0F8140000020C040",
"EventName": "PM_DATA_FROM_D_OC_ANY_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a distant chip's OpenCAPI cache or memory due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080B00000000C040",
"EventName": "PM_INST_FROM_ONCHIP_CACHE",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from the same chip due to a demand miss."
},
{
"EventCode": "0x080B40000000C040",
"EventName": "PM_DATA_FROM_ONCHIP_CACHE",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from the same chip due to a demand miss."
},
{
"EventCode": "0x080B00000010C040",
"EventName": "PM_INST_FROM_ONCHIP_CACHE_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from the same chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x080B40000020C040",
"EventName": "PM_DATA_FROM_ONCHIP_CACHE_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from the same chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0B00000000C040",
"EventName": "PM_INST_FROM_OFFCHIP_CACHE",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a different chip due to a demand miss."
},
{
"EventCode": "0x0C0B40000000C040",
"EventName": "PM_DATA_FROM_OFFCHIP_CACHE",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a different chip due to a demand miss."
},
{
"EventCode": "0x0C0B00000010C040",
"EventName": "PM_INST_FROM_OFFCHIP_CACHE_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 from a different chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x0C0B40000020C040",
"EventName": "PM_DATA_FROM_OFFCHIP_CACHE_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 from a different chip due to a demand miss or prefetch reload."
},
{
"EventCode": "0x095900000000C040",
"EventName": "PM_INST_FROM_ANY_MEMORY",
"BriefDescription": "The processor's instruction cache was reloaded from any chip's memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x095840000000C040",
"EventName": "PM_DATA_FROM_ANY_MEMORY",
"BriefDescription": "The processor's L1 data cache was reloaded from any chip's memory (MC slow) due to a demand miss."
},
{
"EventCode": "0x095900000010C040",
"EventName": "PM_INST_FROM_ANY_MEMORY_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from any chip's memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x095840000020C040",
"EventName": "PM_DATA_FROM_ANY_MEMORY_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from any chip's memory (MC slow) due to a demand miss or prefetch reload."
},
{
"EventCode": "0x000300000000C142",
"EventName": "PM_MRK_INST_FROM_L2",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x000340000000C142",
"EventName": "PM_MRK_DATA_FROM_L2",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x000300000010C142",
"EventName": "PM_MRK_INST_FROM_L2_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x000340000020C142",
"EventName": "PM_MRK_DATA_FROM_L2_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x003F00000000C142",
"EventName": "PM_MRK_INST_FROM_L1MISS",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L1 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x003F40000000C142",
"EventName": "PM_MRK_DATA_FROM_L1MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L1 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x003F00000010C142",
"EventName": "PM_MRK_INST_FROM_L1MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L1 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x003F40000020C142",
"EventName": "PM_MRK_DATA_FROM_L1MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L1 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x000040000000C142",
"EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x000040000020C142",
"EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x004040000000C142",
"EventName": "PM_MRK_DATA_FROM_L2_MEPF",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x004040000020C142",
"EventName": "PM_MRK_DATA_FROM_L2_MEPF_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x008040000000C142",
"EventName": "PM_MRK_DATA_FROM_L2_LDHITST_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict on ld-hit-store from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x008040000020C142",
"EventName": "PM_MRK_DATA_FROM_L2_LDHITST_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict on ld-hit-store from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x00C040000000C142",
"EventName": "PM_MRK_DATA_FROM_L2_OTHER_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict other than ld-hit-store from the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x00C040000020C142",
"EventName": "PM_MRK_DATA_FROM_L2_OTHER_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data that had a dispatch conflict other than ld-hit-store from the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x000380000000C142",
"EventName": "PM_MRK_INST_FROM_L2MISS",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0003C0000000C142",
"EventName": "PM_MRK_DATA_FROM_L2MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x000380000010C142",
"EventName": "PM_MRK_INST_FROM_L2MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from a source beyond the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0003C0000020C142",
"EventName": "PM_MRK_DATA_FROM_L2MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x010300000000C142",
"EventName": "PM_MRK_INST_FROM_L3",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x010340000000C142",
"EventName": "PM_MRK_DATA_FROM_L3",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x010300000010C142",
"EventName": "PM_MRK_INST_FROM_L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x010340000020C142",
"EventName": "PM_MRK_DATA_FROM_L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x010040000000C142",
"EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x010040000020C142",
"EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded without dispatch conflicts with data NOT in the MEPF state from the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x014040000000C142",
"EventName": "PM_MRK_DATA_FROM_L3_MEPF",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x014040000020C142",
"EventName": "PM_MRK_DATA_FROM_L3_MEPF_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with data in the MEPF state without dispatch conflicts from the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x01C040000000C142",
"EventName": "PM_MRK_DATA_FROM_L3_CONFLICT",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x01C040000020C142",
"EventName": "PM_MRK_DATA_FROM_L3_CONFLICT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x000780000000C142",
"EventName": "PM_MRK_INST_FROM_L3MISS",
"BriefDescription": "The processor's instruction cache was reloaded from beyond the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0007C0000000C142",
"EventName": "PM_MRK_DATA_FROM_L3MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from beyond the local core's L3 due to a demand miss for a marked instruction."
},
{
"EventCode": "0x000780000010C142",
"EventName": "PM_MRK_INST_FROM_L3MISS_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from beyond the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0007C0000020C142",
"EventName": "PM_MRK_DATA_FROM_L3MISS_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from beyond the local core's L3 due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080040000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080040000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x084040000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x084040000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080100000000C142",
"EventName": "PM_MRK_INST_FROM_L21_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080140000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080100000010C142",
"EventName": "PM_MRK_INST_FROM_L21_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080140000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x088040000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x088040000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x08C040000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x08C040000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x088100000000C142",
"EventName": "PM_MRK_INST_FROM_L31_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x088140000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x088100000010C142",
"EventName": "PM_MRK_INST_FROM_L31_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x088140000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080240000000C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080240000020C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x084240000000C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x084240000020C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080300000000C142",
"EventName": "PM_MRK_INST_FROM_REGENT_L2L3",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080340000000C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x080300000010C142",
"EventName": "PM_MRK_INST_FROM_REGENT_L2L3_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x080340000020C142",
"EventName": "PM_MRK_DATA_FROM_REGENT_L2L3_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 or L3 on the same chip in the same regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A0040000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A0040000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A4040000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A4040000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A0100000000C142",
"EventName": "PM_MRK_INST_FROM_L21_NON_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A0140000000C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A0100000010C142",
"EventName": "PM_MRK_INST_FROM_L21_NON_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A0140000020C142",
"EventName": "PM_MRK_DATA_FROM_L21_NON_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L2 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A8040000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A8040000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0AC040000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0AC040000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT_MOD_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A8100000000C142",
"EventName": "PM_MRK_INST_FROM_L31_NON_REGENT",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A8140000000C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A8100000010C142",
"EventName": "PM_MRK_INST_FROM_L31_NON_REGENT_ALL",
"BriefDescription": "The processor's instruction cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A8140000020C142",
"EventName": "PM_MRK_DATA_FROM_L31_NON_REGENT_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded from another core's L3 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A0240000000C142",
"EventName": "PM_MRK_DATA_FROM_NON_REGENT_L2L3_SHR",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss for a marked instruction."
},
{
"EventCode": "0x0A0240000020C142",
"EventName": "PM_MRK_DATA_FROM_NON_REGENT_L2L3_SHR_ALL",
"BriefDescription": "The processor's L1 data cache was reloaded with a valid line that was not in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss or prefetch reload for a marked instruction."
},
{
"EventCode": "0x0A4240000000C142",
"EventName": "PM_MRK_DATA_FROM_NON_REGENT_L2L3_MOD",
"BriefDescription": "The processor's L1 data cache was reloaded with a line in the M (exclusive) state from another core's L2 or L3 on the same chip in a different regent due to a demand miss for a marked instruction."
}
]
tools/perf/pmu-events/arch/powerpc/power10/others.json
View file @ fc143580
......@@ -89,11 +89,6 @@
"EventName": "PM_LD_DEMAND_MISS_L1",
"BriefDescription": "The L1 cache was reloaded with a line that fulfills a demand miss request. Counted at reload time, before finish."
},
{
"EventCode": "0x300FE",
"EventName": "PM_DATA_FROM_L3MISS",
"BriefDescription": "The processor's data cache was reloaded from a source other than the local core's L1, L2, or L3 due to a demand miss."
},
{
"EventCode": "0x40012",
"EventName": "PM_L1_ICACHE_RELOADED_ALL",
......@@ -113,10 +108,5 @@
"EventCode": "0x400F0",
"EventName": "PM_LD_DEMAND_MISS_L1_FIN",
"BriefDescription": "Load missed L1, counted at finish time."
},
{
"EventCode": "0x400FE",
"EventName": "PM_DATA_FROM_MEMORY",
"BriefDescription": "The processor's data cache was reloaded from local, remote, or distant memory due to a demand miss."
}
]
tools/perf/pmu-events/arch/powerpc/power10/translation.json
View file @ fc143580
......@@ -9,11 +9,6 @@
"EventName": "PM_ST_CMPL",
"BriefDescription": "Stores completed from S2Q (2nd-level store queue). This event includes regular stores, stcx and cache inhibited stores. The following operations are excluded (pteupdate, snoop tlbie complete, store atomics, miso, load atomic payloads, tlbie, tlbsync, slbieg, isync, msgsnd, slbiag, cpabort, copy, tcheck, tend, stsync, dcbst, icbi, dcbf, hwsync, lwsync, ptesync, eieio, msgsync)."
},
{
"EventCode": "0x200FE",
"EventName": "PM_DATA_FROM_L2MISS",
"BriefDescription": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a demand miss."
},
{
"EventCode": "0x300F0",
"EventName": "PM_ST_MISS_L1",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7