- 13 Mar, 2018 40 commits
-
-
John Youn authored
Set 'lpm_capable' flag in the gadget structure so indicating that LPM is supported. Signed-off-by:
John Youn <johnyoun@synopsys.com> Signed-off-by:
Sevak Arakelyan <sevaka@synopsys.com> Signed-off-by:
Grigor Tovmasyan <tovmasya@synopsys.com> Signed-off-by:
Felipe Balbi <felipe.balbi@linux.intel.com>
-
Roger Quadros authored
This is useful on platforms (e.g. TI AM437x) that don't have ID available on a GPIO but do have the OTG block. We can obtain the ID state via the OTG block and use it for dual-role switching. Signed-off-by:
Roger Quadros <rogerq@ti.com> Signed-off-by:
-
Dmitry Osipenko authored
This fixes "utmi_phy_clk_enable: timeout waiting for phy to stabilize" error message. Signed-off-by:
Dmitry Osipenko <digetx@gmail.com> Signed-off-by:
-
Mike Looijmans authored
The nop_reset and shutdown methods are called in a context that can sleep, so use gpiod_set_value_cansleep instead of gpiod_set_value. If you've connected the reset line to a GPIO expander, you'd get a kernel "slowpath" warning with gpiod_set_value. Signed-off-by:
Mike Looijmans <mike.looijmans@topic.nl> Signed-off-by:
-
Jaejoong Kim authored
The show() method should use scnprintf() not snprintf() because snprintf() may returns a value that exceeds its second argument. Signed-off-by:
Jaejoong Kim <climbbb.kim@gmail.com> Signed-off-by:
-
Roger Quadros authored
We don't support PRTCAP == OTG yet, so prevent user from setting it via debugfs. Fixes: 41ce1456 ("usb: dwc3: core: make dwc3_set_mode() work properly") Cc: <stable@vger.kernel.org> # v4.12+ Signed-off-by:
-
Roger Quadros authored
Add OTG and GHWPARAMS6 register definitions Signed-off-by:
-
Martin Blumenstingl authored
Amlogic Meson GXL and AXG SoCs come with a (host-only) dwc3 USB controller. To use this controller a clock has to be enabled and a reset line has to be pulsed. Enabling the clock works identical to other SoCs. However, the reset line has to be pulsed (using reset_control_reset) instead of using a level reset (reset_control_{assert,deassert}). Signed-off-by:Martin Blumenstingl <martin.blumenstingl@googlemail.com> Tested-by:
Yixun Lan <yixun.lan@amlogic.com> Signed-off-by:
-
Martin Blumenstingl authored
Some SoCs (such as Amlogic Meson GXL for example) share the reset line with other components (in case of the Meson GXL example there's a shared reset line between the USB2 PHYs, USB3 PHYs and the dwc3 controller). Additionally SoC implementations may prefer a reset pulse over level resets. For now this falls back to the old defaults, which are: - reset lines are exclusive - level resets are being used Signed-off-by:
-
Martin Blumenstingl authored
Amlogic Meson GX SoCs (GXL and AXG) come with a (host-only) dwc3 USB controller. This requires a clock to be enabled and a reset line to be pulsed to get the hardware into a known state. Add the documentation for this IP block, similar to "qcom,dwc3.txt". Signed-off-by:
Rob Herring <robh@kernel.org> Tested-by:
-
Gustavo A. R. Silva authored
Assign true or false to boolean variables instead of an integer value. This issue was detected with the help of Coccinelle. Acked-by:
Gustavo A. R. Silva <gustavo@embeddedor.com> Signed-off-by:
-
Grigor Tovmasyan authored
Added core state checking in dwc2_hsotg_ep_queue() function to make sure that application will submit requests only in L0 state. Signed-off-by:
-
Grigor Tovmasyan authored
Added call_gadget() function call when entering to L1 state to inform gadget that core is in L1 state. Did the same thing when exiting from L1 state to inform gadget that core is in L0 state. Signed-off-by:
-
Sevak Arakelyan authored
Configure core in device mode to support LPM according to programming guide. Device will start giving valid responses for LPM tokens. After this patch device side LPM will start working. Signed-off-by:
-
Sevak Arakelyan authored
Enable "LPM Transaction Received" interrupt for receive an interrupt when host will send LPM token. Signed-off-by:
-
Sevak Arakelyan authored
This interrupt indicates that an LPM transaction was received on the USB bus. After getting this interrupt we are going from L0 state to L1 state. Signed-off-by:
-
Sevak Arakelyan authored
Add a function which will be called if device is in L1 sleep state and Resume/Remote Wakeup Detected interrupt is asserted. Signed-off-by:
-
Sevak Arakelyan authored
Add lpm, lpm_clock_gating, besl, hird_threshold_en and hird_threshold core parameters. These will indicate LPM and LPM Errata support as well as chosen L1 sleeping mode for the core and PHY. Signed-off-by:
-
Sevak Arakelyan authored
Make field names of GLPMCFG register in definitions to be the same with the databook. Signed-off-by:
-
Razmik Karapetyan authored
Backup PCGCCTL1 register when entering hibernation mode and restore it after exiting from hibernation, to keep active ACG feature. Signed-off-by:
Razmik Karapetyan <razmik@synopsys.com> Signed-off-by:
-
Razmik Karapetyan authored
Added function for supporting Active Clock Gating functionality in the driver. PCGCCTL1 (Power and Clock Control) register will be used for controlling the core`s active clock gating feature, and the previously reserved 12th bit in GHWCFG4 now indicates that the controller supports the Dynamic Power Reduction (Active Clock Gating) during no traffic scenarios such as L0, idle, resume and suspend states. dwc2_enable_acg() function sets GATEEN bit in PCGCCTL1 register and enables ACG, if it supported. According to ACG functional specification, enabling of ACG feature in host mode done in host initialization, before turning Vbus on, specifically in dwc2_core_host_init function. Enabling of ACG feature in device mode done in device initialization, before clearing the SftDiscon bit in DCTL. This bit was cleared in dwc2_hsotg_core_connect() function.So dwc2_enable_acg() called before dwc2_core_connect() calls. Signed-off-by:
-
Stefan Wahren authored
We better print an error in case probing of dwc2 fails on setting the DMA coherent mask. Signed-off-by:
Stefan Wahren <stefan.wahren@i2se.com> Signed-off-by:
-
Ludovic Desroches authored
Use GPIO descriptors instead of relying on the old method. Include irq.h header since it is needed and was indirectly included through of_gpio.h. Reviewed-by:
Linus Walleij <linus.walleij@linaro.org> Signed-off-by:
Ludovic Desroches <ludovic.desroches@microchip.com> Signed-off-by:
-
Ludovic Desroches authored
With the removal of AVR platforms, code related to platform stuff is useless. Signed-off-by:
-
Grigor Tovmasyan authored
The maximum value that unsigned char can hold is 255, meanwhile the maximum value of interval is 2^(bIntervalMax-1)=2^15. Signed-off-by:
-
Vardan Mikayelyan authored
The probe function doesn't properly handle errors. Fix it so that it properly handles cleanup. Acked-by:
Vardan Mikayelyan <mvardan@synopsys.com> Signed-off-by:
-
Vardan Mikayelyan authored
After platform_device_add(), if we error out, we must do platform_device_unregister(), which also does the put. So lets move devm_kzalloc() to simplify error handling and avoid calling of platform_device_unregister(). Acked-by:
-
Vardan Mikayelyan authored
Move usb_phy_generic_register() function call to the top, to simplify error handling. If this fails we can simply return instead of cleaning up. Acked-by:
-
Vardan Mikayelyan authored
Use devm_kzalloc() and remove the unnecessary kfree(). Acked-by:
-
Minas Harutyunyan authored
Before flushing fifos required to check AHB master state and lush when AHB master is in IDLE state. Acked-by:
Minas Harutyunyan <hminas@synopsys.com> Signed-off-by:
-
Minas Harutyunyan authored
Added missing GUSBCFG programming in host mode, which fixes transaction errors issue on HiKey and Altera Cyclone V boards. These field even if was programmed in device mode (in function dwc2_hsotg_core_init_disconnected()) will be resetting to POR values after core soft reset applied. So, each time when switching to host mode required to set this field to correct value. Acked-by:
-
Minas Harutyunyan authored
According databook in Buffer and External DMA mode non-split periodic channels can't be halted. Acked-by:
-
Razmik Karapetyan authored
Removed unnecessary debug prints about DMA mode for host side from dwc2_gahbcfg_init() function. Acked-by:
-
Grigor Tovmasyan authored
Deleted dwc2_hcd_dump_frrem() function, because it used undefined parameters from dwc2_hsotg structure. The function body was in #ifdef statement and was never compiled. Also removed that parameters from dwc2_hsotg structure, which were used only in dwc2_hcd_dump_frrem() function. And also delete dwc2_sample_frrem macro, because without dwc2_hcd_dump_frrem() function it's lose its purpose. Acked-by:
-
Razmik Karapetyan authored
Renamed __orr32 and __bic32 function names to more descriptive dwc2_set_bit and dwc2_clear_bit respectively. Acked-by:
-
Razmik Karapetyan authored
Disabled only unmasked endpoints based on DAINTMSK register. This will allow to minimize GINTSTS_GOUTNAKEFF interrupt handling. Acked-by:
-
Razmik Karapetyan authored
In 'for' loop skipped masked and non-ISOC EPs. Also breaked 'for' loop after setting SGOUTNAK in DCTL,when one enabled EP was detected. This will allow to minimize incomplete ISOC OUT interrupt handling. Acked-by:
-
Razmik Karapetyan authored
Disabled only that ISOC endpoints,for which interrupt bit was set in the DAINTMSK register. This will allow to minimize incomplete ISOC IN interrupt handling. Acked-by:
-
Razmik Karapetyan authored
Changed AHB burst size from INCR4 to INCR by default. With this value driver shows excellent DMA performance. Acked-by:
-
Razmik Karapetyan authored
In dwc2_hsotg_core_init_disconnected() function used AHB burst size parameter, instead of calculating already calculated value. Acked-by:
-
