Commit 1088750d authored by Lei Wang's avatar Lei Wang Committed by Borislav Petkov

EDAC: Add EDAC driver for DMC520

The driver supports error detection and correction on devices with an
ARM DMC-520 memory controller.
Signed-off-by: default avatarLei Wang <leiwang_git@outlook.com>
Signed-off-by: default avatarShiping Ji <shiping.linux@gmail.com>
Signed-off-by: default avatarBorislav Petkov <bp@suse.de>
Reviewed-by: default avatarJames Morse <james.morse@arm.com>
Link: https://lkml.kernel.org/r/83b48c70-dc06-d0d4-cae9-a2187fca628b@gmail.com
parent db6c122b
...@@ -5998,6 +5998,12 @@ F: Documentation/driver-api/edac.rst ...@@ -5998,6 +5998,12 @@ F: Documentation/driver-api/edac.rst
F: drivers/edac/ F: drivers/edac/
F: include/linux/edac.h F: include/linux/edac.h
EDAC-DMC520
M: Lei Wang <lewan@microsoft.com>
L: linux-edac@vger.kernel.org
S: Supported
F: drivers/edac/dmc520_edac.c
EDAC-E752X EDAC-E752X
M: Mark Gross <mark.gross@intel.com> M: Mark Gross <mark.gross@intel.com>
L: linux-edac@vger.kernel.org L: linux-edac@vger.kernel.org
......
...@@ -523,4 +523,11 @@ config EDAC_BLUEFIELD ...@@ -523,4 +523,11 @@ config EDAC_BLUEFIELD
Support for error detection and correction on the Support for error detection and correction on the
Mellanox BlueField SoCs. Mellanox BlueField SoCs.
config EDAC_DMC520
tristate "ARM DMC-520 ECC"
depends on ARM64
help
Support for error detection and correction on the
SoCs with ARM DMC-520 DRAM controller.
endif # EDAC endif # EDAC
...@@ -87,3 +87,4 @@ obj-$(CONFIG_EDAC_TI) += ti_edac.o ...@@ -87,3 +87,4 @@ obj-$(CONFIG_EDAC_TI) += ti_edac.o
obj-$(CONFIG_EDAC_QCOM) += qcom_edac.o obj-$(CONFIG_EDAC_QCOM) += qcom_edac.o
obj-$(CONFIG_EDAC_ASPEED) += aspeed_edac.o obj-$(CONFIG_EDAC_ASPEED) += aspeed_edac.o
obj-$(CONFIG_EDAC_BLUEFIELD) += bluefield_edac.o obj-$(CONFIG_EDAC_BLUEFIELD) += bluefield_edac.o
obj-$(CONFIG_EDAC_DMC520) += dmc520_edac.o
This diff is collapsed.
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment