Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
C
cython
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Boxiang Sun
cython
Commits
ec7c422d
Commit
ec7c422d
authored
Sep 01, 2013
by
Stefan Behnel
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
formatting
parent
fdff86bf
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
5 deletions
+7
-5
Cython/Compiler/Symtab.py
Cython/Compiler/Symtab.py
+7
-5
No files found.
Cython/Compiler/Symtab.py
View file @
ec7c422d
...
...
@@ -42,6 +42,7 @@ class BufferAux(object):
def
__repr__
(
self
):
return
"<BufferAux %r>"
%
self
.
__dict__
class
Entry
(
object
):
# A symbol table entry in a Scope or ModuleNamespace.
#
...
...
@@ -2005,7 +2006,8 @@ class CClassScope(ClassScope):
entries
=
base_scope
.
inherited_var_entries
+
base_scope
.
var_entries
for
base_entry
in
entries
:
entry
=
self
.
declare
(
base_entry
.
name
,
adapt
(
base_entry
.
cname
),
entry
=
self
.
declare
(
base_entry
.
name
,
adapt
(
base_entry
.
cname
),
base_entry
.
type
,
None
,
'private'
)
entry
.
is_variable
=
1
self
.
inherited_var_entries
.
append
(
entry
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment