drm/amdgpu: add CP_DEBUG register definition for GC9.0

Add CP_DEBUG register definition. Signed-off-by: Tao Zhou <tao.zhou1@amd.com> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

drm/amdgpu: add CP_DEBUG register definition for GC9.0
Add CP_DEBUG register definition. Signed-off-by: Tao Zhou <tao.zhou1@amd.com> Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
04e7580f · Tao Zhou · Alex Deucher · 66f34aee · 04e7580f
Commit 04e7580f authored Oct 09, 2018 by Tao Zhou Committed by Alex Deucher Oct 10, 2018
Show whitespace changes
Inline Side-by-side

Showing with 2 additions and 0 deletions

drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h +2 -0

No files found.
--- a/drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h
+++ b/drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h
@@ -2449,6 +2449,8 @@
 #define mmCP_ECC_FIRSTOCCURRENCE_RING2_BASE_IDX                                                        0
 #define mmGB_EDC_MODE                                                                                  0x107e
 #define mmGB_EDC_MODE_BASE_IDX                                                                         0
+#define mmCP_DEBUG                                                                                     0x107f
+#define mmCP_DEBUG_BASE_IDX                                                                            0
 #define mmCP_CPF_DEBUG                                                                                 0x1080
 #define mmCP_PQ_WPTR_POLL_CNTL                                                                         0x1083
 #define mmCP_PQ_WPTR_POLL_CNTL_BASE_IDX                                                                0