Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
51a8fac4
Commit
51a8fac4
authored
Mar 22, 2002
by
Nicolas Pitre
Committed by
Russell King
Mar 22, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[PATCH] 1082/1: changes to linux/arch/arm/kernel/* for PXA architecture
Actually only debug.S and entry-armv.S
parent
e91d2c11
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
59 additions
and
0 deletions
+59
-0
arch/arm/kernel/debug.S
arch/arm/kernel/debug.S
+25
-0
arch/arm/kernel/entry-armv.S
arch/arm/kernel/entry-armv.S
+34
-0
No files found.
arch/arm/kernel/debug.S
View file @
51a8fac4
...
...
@@ -210,6 +210,31 @@
bne
1001
b
.
endm
#elif defined(CONFIG_ARCH_PXA)
.
macro
addruart
,
rx
mrc
p15
,
0
,
\
rx
,
c1
,
c0
tst
\
rx
,
#
1
@
MMU
enabled
?
moveq
\
rx
,
#
0x40000000
@
physical
movne
\
rx
,
#
0xfc000000
@
virtual
orr
\
rx
,
\
rx
,
#
0x00100000
.
endm
.
macro
senduart
,
rd
,
rx
str
\
rd
,
[
\
rx
,
#
0
]
.
endm
.
macro
busyuart
,
rd
,
rx
1002
:
ldr
\
rd
,
[
\
rx
,
#
0x14
]
tst
\
rd
,
#(
1
<<
6
)
beq
1002
b
.
endm
.
macro
waituart
,
rd
,
rx
1001
:
ldr
\
rd
,
[
\
rx
,
#
0x14
]
tst
\
rd
,
#(
1
<<
5
)
beq
1001
b
.
endm
#elif defined(CONFIG_ARCH_CLPS7500)
.
macro
addruart
,
rx
mov
\
rx
,
#
0xe0000000
...
...
arch/arm/kernel/entry-armv.S
View file @
51a8fac4
...
...
@@ -582,6 +582,40 @@ ENTRY(anakin_active_irqs)
.
macro
irq_prio_table
.
endm
#elif defined(CONFIG_ARCH_PXA)
.
macro
disable_fiq
.
endm
.
macro
get_irqnr_and_base
,
irqnr
,
irqstat
,
base
,
tmp
mov
\
base
,
#
0xfc000000
@
IIR
Ctl
=
0xfcd00000
add
\
base
,
\
base
,
#
0x00d00000
ldr
\
irqstat
,
[
\
base
,
#
0
]
@
ICIP
ldr
\
irqnr
,
[
\
base
,
#
4
]
@
ICMR
ands
\
irqstat
,
\
irqstat
,
\
irqnr
mov
\
irqnr
,
#
0
beq
1001
f
tst
\
irqstat
,
#
0xff00
moveq
\
irqstat
,
\
irqstat
,
lsr
#
8
addeq
\
irqnr
,
\
irqnr
,
#
8
tsteq
\
irqstat
,
#
0xff00
moveq
\
irqstat
,
\
irqstat
,
lsr
#
8
addeq
\
irqnr
,
\
irqnr
,
#
8
tst
\
irqstat
,
#
0x0f00
moveq
\
irqstat
,
\
irqstat
,
lsr
#
4
addeq
\
irqnr
,
\
irqnr
,
#
4
tst
\
irqstat
,
#
0x0300
moveq
\
irqstat
,
\
irqstat
,
lsr
#
2
addeq
\
irqnr
,
\
irqnr
,
#
2
tst
\
irqstat
,
#
0x0100
addeqs
\
irqnr
,
\
irqnr
,
#
1
1001
:
.
endm
.
macro
irq_prio_table
.
endm
#else
#error Unknown architecture
#endif
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment