Skip to content

L
linux
Commit 7008d577 authored by Alex Deucher's avatar Alex Deucher
Browse files
Options

drm/amdgpu: add the UVD 7.0 register headers 

These are the Unifed Video Decoder registers for vega10.
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 893f2554
Hide whitespace changes
Inline Side-by-side
Showing with 1160 additions and 0 deletions
drivers/gpu/drm/amd/include/asic_reg/vega10/UVD/uvd_7_0_default.h 0 → 100644
View file @ 7008d577
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _uvd_7_0_DEFAULT_HEADER
#define _uvd_7_0_DEFAULT_HEADER
// addressBlock: uvd0_uvd_pg_dec
#define mmUVD_POWER_STATUS_DEFAULT 0x00000000
#define mmUVD_DPG_RBC_RB_CNTL_DEFAULT 0x01000101
#define mmUVD_DPG_RBC_RB_BASE_LOW_DEFAULT 0x00000000
#define mmUVD_DPG_RBC_RB_BASE_HIGH_DEFAULT 0x00000000
#define mmUVD_DPG_RBC_RB_WPTR_CNTL_DEFAULT 0x00000000
#define mmUVD_DPG_RBC_RB_RPTR_DEFAULT 0x00000000
#define mmUVD_DPG_RBC_RB_WPTR_DEFAULT 0x00000000
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_DPG_VCPU_CACHE_OFFSET0_DEFAULT 0x00000000
// addressBlock: uvd0_uvdnpdec
#define mmUVD_JPEG_ADDR_CONFIG_DEFAULT 0x22010010
#define mmUVD_GPCOM_VCPU_CMD_DEFAULT 0x00000000
#define mmUVD_GPCOM_VCPU_DATA0_DEFAULT 0x00000000
#define mmUVD_GPCOM_VCPU_DATA1_DEFAULT 0x00000000
#define mmUVD_UDEC_ADDR_CONFIG_DEFAULT 0x22010010
#define mmUVD_UDEC_DB_ADDR_CONFIG_DEFAULT 0x22010010
#define mmUVD_UDEC_DBW_ADDR_CONFIG_DEFAULT 0x22010010
#define mmUVD_SUVD_CGC_GATE_DEFAULT 0x00000000
#define mmUVD_SUVD_CGC_CTRL_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_POWER_STATUS_U_DEFAULT 0x00000000
#define mmUVD_NO_OP_DEFAULT 0x00000000
#define mmUVD_GP_SCRATCH8_DEFAULT 0x00000000
#define mmUVD_RB_BASE_LO2_DEFAULT 0x00000000
#define mmUVD_RB_BASE_HI2_DEFAULT 0x00000000
#define mmUVD_RB_SIZE2_DEFAULT 0x00000000
#define mmUVD_RB_RPTR2_DEFAULT 0x00000000
#define mmUVD_RB_WPTR2_DEFAULT 0x00000000
#define mmUVD_RB_BASE_LO_DEFAULT 0x00000000
#define mmUVD_RB_BASE_HI_DEFAULT 0x00000000
#define mmUVD_RB_SIZE_DEFAULT 0x00000000
#define mmUVD_RB_RPTR_DEFAULT 0x00000000
#define mmUVD_RB_WPTR_DEFAULT 0x00000000
#define mmUVD_JRBC_RB_RPTR_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH_DEFAULT 0x00000000
#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW_DEFAULT 0x00000000
// addressBlock: uvd0_uvddec
#define mmUVD_SEMA_CNTL_DEFAULT 0x00000003
#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW_DEFAULT 0x00000000
#define mmUVD_JRBC_RB_WPTR_DEFAULT 0x00000000
#define mmUVD_RB_RPTR3_DEFAULT 0x00000000
#define mmUVD_RB_WPTR3_DEFAULT 0x00000000
#define mmUVD_RB_BASE_LO3_DEFAULT 0x00000000
#define mmUVD_RB_BASE_HI3_DEFAULT 0x00000000
#define mmUVD_RB_SIZE3_DEFAULT 0x00000000
#define mmJPEG_CGC_GATE_DEFAULT 0x00300000
#define mmUVD_CTX_INDEX_DEFAULT 0x00000000
#define mmUVD_CTX_DATA_DEFAULT 0x00000000
#define mmUVD_CGC_GATE_DEFAULT 0x000fffff
#define mmUVD_CGC_CTRL_DEFAULT 0x1fff018d
#define mmUVD_GP_SCRATCH4_DEFAULT 0x00000000
#define mmUVD_LMI_CTRL2_DEFAULT 0x003e0000
#define mmUVD_MASTINT_EN_DEFAULT 0x00000000
#define mmJPEG_CGC_CTRL_DEFAULT 0x0000018d
#define mmUVD_LMI_CTRL_DEFAULT 0x00104340
#define mmUVD_LMI_VM_CTRL_DEFAULT 0x00000000
#define mmUVD_LMI_SWAP_CNTL_DEFAULT 0x00000000
#define mmUVD_MP_SWAP_CNTL_DEFAULT 0x00000000
#define mmUVD_MPC_SET_MUXA0_DEFAULT 0x00002040
#define mmUVD_MPC_SET_MUXA1_DEFAULT 0x00000000
#define mmUVD_MPC_SET_MUXB0_DEFAULT 0x00002040
#define mmUVD_MPC_SET_MUXB1_DEFAULT 0x00000000
#define mmUVD_MPC_SET_MUX_DEFAULT 0x00000088
#define mmUVD_MPC_SET_ALU_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_OFFSET0_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_SIZE0_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_OFFSET1_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_SIZE1_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_OFFSET2_DEFAULT 0x00000000
#define mmUVD_VCPU_CACHE_SIZE2_DEFAULT 0x00000000
#define mmUVD_VCPU_CNTL_DEFAULT 0x0ff20000
#define mmUVD_SOFT_RESET_DEFAULT 0x00000008
#define mmUVD_LMI_RBC_IB_VMID_DEFAULT 0x00000000
#define mmUVD_RBC_IB_SIZE_DEFAULT 0x00000000
#define mmUVD_LMI_RBC_RB_VMID_DEFAULT 0x00000000
#define mmUVD_RBC_RB_RPTR_DEFAULT 0x00000000
#define mmUVD_RBC_RB_WPTR_DEFAULT 0x00000000
#define mmUVD_RBC_RB_WPTR_CNTL_DEFAULT 0x00000000
#define mmUVD_RBC_RB_CNTL_DEFAULT 0x01000101
#define mmUVD_RBC_RB_RPTR_ADDR_DEFAULT 0x00000000
#define mmUVD_STATUS_DEFAULT 0x00000000
#define mmUVD_SEMA_TIMEOUT_STATUS_DEFAULT 0x00000000
#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_DEFAULT 0x02000000
#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_DEFAULT 0x02000000
#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_DEFAULT 0x02000000
#define mmUVD_CONTEXT_ID_DEFAULT 0x00000000
#define mmUVD_CONTEXT_ID2_DEFAULT 0x00000000
#endif
drivers/gpu/drm/amd/include/asic_reg/vega10/UVD/uvd_7_0_offset.h 0 → 100644
View file @ 7008d577
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _uvd_7_0_OFFSET_HEADER
#define _uvd_7_0_OFFSET_HEADER
// addressBlock: uvd0_uvd_pg_dec
// base address: 0x1fb00
#define mmUVD_POWER_STATUS 0x00c4
#define mmUVD_POWER_STATUS_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_CNTL 0x00cb
#define mmUVD_DPG_RBC_RB_CNTL_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_BASE_LOW 0x00cc
#define mmUVD_DPG_RBC_RB_BASE_LOW_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_BASE_HIGH 0x00cd
#define mmUVD_DPG_RBC_RB_BASE_HIGH_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_WPTR_CNTL 0x00ce
#define mmUVD_DPG_RBC_RB_WPTR_CNTL_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_RPTR 0x00cf
#define mmUVD_DPG_RBC_RB_RPTR_BASE_IDX 1
#define mmUVD_DPG_RBC_RB_WPTR 0x00d0
#define mmUVD_DPG_RBC_RB_WPTR_BASE_IDX 1
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW 0x00e5
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x00e6
#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_DPG_VCPU_CACHE_OFFSET0 0x00e7
#define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX 1
// addressBlock: uvd0_uvdnpdec
// base address: 0x20000
#define mmUVD_JPEG_ADDR_CONFIG 0x021f
#define mmUVD_JPEG_ADDR_CONFIG_BASE_IDX 1
#define mmUVD_GPCOM_VCPU_CMD 0x03c3
#define mmUVD_GPCOM_VCPU_CMD_BASE_IDX 1
#define mmUVD_GPCOM_VCPU_DATA0 0x03c4
#define mmUVD_GPCOM_VCPU_DATA0_BASE_IDX 1
#define mmUVD_GPCOM_VCPU_DATA1 0x03c5
#define mmUVD_GPCOM_VCPU_DATA1_BASE_IDX 1
#define mmUVD_UDEC_ADDR_CONFIG 0x03d3
#define mmUVD_UDEC_ADDR_CONFIG_BASE_IDX 1
#define mmUVD_UDEC_DB_ADDR_CONFIG 0x03d4
#define mmUVD_UDEC_DB_ADDR_CONFIG_BASE_IDX 1
#define mmUVD_UDEC_DBW_ADDR_CONFIG 0x03d5
#define mmUVD_UDEC_DBW_ADDR_CONFIG_BASE_IDX 1
#define mmUVD_SUVD_CGC_GATE 0x03e4
#define mmUVD_SUVD_CGC_GATE_BASE_IDX 1
#define mmUVD_SUVD_CGC_CTRL 0x03e6
#define mmUVD_SUVD_CGC_CTRL_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW 0x03ec
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH 0x03ed
#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW 0x03f0
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH 0x03f1
#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_POWER_STATUS_U 0x03fd
#define mmUVD_POWER_STATUS_U_BASE_IDX 1
#define mmUVD_NO_OP 0x03ff
#define mmUVD_NO_OP_BASE_IDX 1
#define mmUVD_GP_SCRATCH8 0x040a
#define mmUVD_GP_SCRATCH8_BASE_IDX 1
#define mmUVD_RB_BASE_LO2 0x0421
#define mmUVD_RB_BASE_LO2_BASE_IDX 1
#define mmUVD_RB_BASE_HI2 0x0422
#define mmUVD_RB_BASE_HI2_BASE_IDX 1
#define mmUVD_RB_SIZE2 0x0423
#define mmUVD_RB_SIZE2_BASE_IDX 1
#define mmUVD_RB_RPTR2 0x0424
#define mmUVD_RB_RPTR2_BASE_IDX 1
#define mmUVD_RB_WPTR2 0x0425
#define mmUVD_RB_WPTR2_BASE_IDX 1
#define mmUVD_RB_BASE_LO 0x0426
#define mmUVD_RB_BASE_LO_BASE_IDX 1
#define mmUVD_RB_BASE_HI 0x0427
#define mmUVD_RB_BASE_HI_BASE_IDX 1
#define mmUVD_RB_SIZE 0x0428
#define mmUVD_RB_SIZE_BASE_IDX 1
#define mmUVD_RB_RPTR 0x0429
#define mmUVD_RB_RPTR_BASE_IDX 1
#define mmUVD_RB_WPTR 0x042a
#define mmUVD_RB_WPTR_BASE_IDX 1
#define mmUVD_JRBC_RB_RPTR 0x0457
#define mmUVD_JRBC_RB_RPTR_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH 0x045e
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW 0x045f
#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH 0x0466
#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW 0x0467
#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH 0x0468
#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX 1
#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW 0x0469
#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX 1
// addressBlock: uvd0_uvddec
// base address: 0x20c00
#define mmUVD_SEMA_CNTL 0x0500
#define mmUVD_SEMA_CNTL_BASE_IDX 1
#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW 0x0503
#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX 1
#define mmUVD_JRBC_RB_WPTR 0x0509
#define mmUVD_JRBC_RB_WPTR_BASE_IDX 1
#define mmUVD_RB_RPTR3 0x051b
#define mmUVD_RB_RPTR3_BASE_IDX 1
#define mmUVD_RB_WPTR3 0x051c
#define mmUVD_RB_WPTR3_BASE_IDX 1
#define mmUVD_RB_BASE_LO3 0x051d
#define mmUVD_RB_BASE_LO3_BASE_IDX 1
#define mmUVD_RB_BASE_HI3 0x051e
#define mmUVD_RB_BASE_HI3_BASE_IDX 1
#define mmUVD_RB_SIZE3 0x051f
#define mmUVD_RB_SIZE3_BASE_IDX 1
#define mmJPEG_CGC_GATE 0x0526
#define mmJPEG_CGC_GATE_BASE_IDX 1
#define mmUVD_CTX_INDEX 0x0528
#define mmUVD_CTX_INDEX_BASE_IDX 1
#define mmUVD_CTX_DATA 0x0529
#define mmUVD_CTX_DATA_BASE_IDX 1
#define mmUVD_CGC_GATE 0x052a
#define mmUVD_CGC_GATE_BASE_IDX 1
#define mmUVD_CGC_CTRL 0x052c
#define mmUVD_CGC_CTRL_BASE_IDX 1
#define mmUVD_GP_SCRATCH4 0x0538
#define mmUVD_GP_SCRATCH4_BASE_IDX 1
#define mmUVD_LMI_CTRL2 0x053d
#define mmUVD_LMI_CTRL2_BASE_IDX 1
#define mmUVD_MASTINT_EN 0x0540
#define mmUVD_MASTINT_EN_BASE_IDX 1
#define mmJPEG_CGC_CTRL 0x0565
#define mmJPEG_CGC_CTRL_BASE_IDX 1
#define mmUVD_LMI_CTRL 0x0566
#define mmUVD_LMI_CTRL_BASE_IDX 1
#define mmUVD_LMI_VM_CTRL 0x0568
#define mmUVD_LMI_VM_CTRL_BASE_IDX 1
#define mmUVD_LMI_SWAP_CNTL 0x056d
#define mmUVD_LMI_SWAP_CNTL_BASE_IDX 1
#define mmUVD_MP_SWAP_CNTL 0x056f
#define mmUVD_MP_SWAP_CNTL_BASE_IDX 1
#define mmUVD_MPC_SET_MUXA0 0x0579
#define mmUVD_MPC_SET_MUXA0_BASE_IDX 1
#define mmUVD_MPC_SET_MUXA1 0x057a
#define mmUVD_MPC_SET_MUXA1_BASE_IDX 1
#define mmUVD_MPC_SET_MUXB0 0x057b
#define mmUVD_MPC_SET_MUXB0_BASE_IDX 1
#define mmUVD_MPC_SET_MUXB1 0x057c
#define mmUVD_MPC_SET_MUXB1_BASE_IDX 1
#define mmUVD_MPC_SET_MUX 0x057d
#define mmUVD_MPC_SET_MUX_BASE_IDX 1
#define mmUVD_MPC_SET_ALU 0x057e
#define mmUVD_MPC_SET_ALU_BASE_IDX 1
#define mmUVD_VCPU_CACHE_OFFSET0 0x0582
#define mmUVD_VCPU_CACHE_OFFSET0_BASE_IDX 1
#define mmUVD_VCPU_CACHE_SIZE0 0x0583
#define mmUVD_VCPU_CACHE_SIZE0_BASE_IDX 1
#define mmUVD_VCPU_CACHE_OFFSET1 0x0584
#define mmUVD_VCPU_CACHE_OFFSET1_BASE_IDX 1
#define mmUVD_VCPU_CACHE_SIZE1 0x0585
#define mmUVD_VCPU_CACHE_SIZE1_BASE_IDX 1
#define mmUVD_VCPU_CACHE_OFFSET2 0x0586
#define mmUVD_VCPU_CACHE_OFFSET2_BASE_IDX 1
#define mmUVD_VCPU_CACHE_SIZE2 0x0587
#define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX 1
#define mmUVD_VCPU_CNTL 0x0598
#define mmUVD_VCPU_CNTL_BASE_IDX 1
#define mmUVD_SOFT_RESET 0x05a0
#define mmUVD_SOFT_RESET_BASE_IDX 1
#define mmUVD_LMI_RBC_IB_VMID 0x05a1
#define mmUVD_LMI_RBC_IB_VMID_BASE_IDX 1
#define mmUVD_RBC_IB_SIZE 0x05a2
#define mmUVD_RBC_IB_SIZE_BASE_IDX 1
#define mmUVD_RBC_RB_RPTR 0x05a4
#define mmUVD_RBC_RB_RPTR_BASE_IDX 1
#define mmUVD_RBC_RB_WPTR 0x05a5
#define mmUVD_RBC_RB_WPTR_BASE_IDX 1
#define mmUVD_RBC_RB_WPTR_CNTL 0x05a6
#define mmUVD_RBC_RB_WPTR_CNTL_BASE_IDX 1
#define mmUVD_RBC_RB_CNTL 0x05a9
#define mmUVD_RBC_RB_CNTL_BASE_IDX 1
#define mmUVD_RBC_RB_RPTR_ADDR 0x05aa
#define mmUVD_RBC_RB_RPTR_ADDR_BASE_IDX 1
#define mmUVD_STATUS 0x05af
#define mmUVD_STATUS_BASE_IDX 1
#define mmUVD_SEMA_TIMEOUT_STATUS 0x05b0
#define mmUVD_SEMA_TIMEOUT_STATUS_BASE_IDX 1
#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL 0x05b1
#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX 1
#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x05b2
#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX 1
#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL 0x05b3
#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX 1
#define mmUVD_CONTEXT_ID 0x05bd
#define mmUVD_CONTEXT_ID_BASE_IDX 1
#define mmUVD_CONTEXT_ID2 0x05bf
#define mmUVD_CONTEXT_ID2_BASE_IDX 1
#endif
drivers/gpu/drm/amd/include/asic_reg/vega10/UVD/uvd_7_0_sh_mask.h 0 → 100644
View file @ 7008d577
/*
* Copyright (C) 2017 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _uvd_7_0_SH_MASK_HEADER
#define _uvd_7_0_SH_MASK_HEADER
// addressBlock: uvd0_uvd_pg_dec
//UVD_POWER_STATUS
#define UVD_POWER_STATUS__UVD_POWER_STATUS__SHIFT 0x0
#define UVD_POWER_STATUS__UVD_PG_MODE__SHIFT 0x2
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT__SHIFT 0x3
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT__SHIFT 0x4
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT__SHIFT 0x5
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE__SHIFT 0x6
#define UVD_POWER_STATUS__UVD_PG_EN__SHIFT 0x8
#define UVD_POWER_STATUS__PAUSE_DPG_REQ__SHIFT 0x9
#define UVD_POWER_STATUS__PAUSE_DPG_ACK__SHIFT 0xa
#define UVD_POWER_STATUS__UVD_POWER_STATUS_MASK 0x00000003L
#define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x00000004L
#define UVD_POWER_STATUS__UVD_STATUS_CHECK_TIMEOUT_MASK 0x00000008L
#define UVD_POWER_STATUS__PWR_ON_CHECK_TIMEOUT_MASK 0x00000010L
#define UVD_POWER_STATUS__PWR_OFF_CHECK_TIMEOUT_MASK 0x00000020L
#define UVD_POWER_STATUS__UVD_PGFSM_TIMEOUT_MODE_MASK 0x000000C0L
#define UVD_POWER_STATUS__UVD_PG_EN_MASK 0x00000100L
#define UVD_POWER_STATUS__PAUSE_DPG_REQ_MASK 0x00000200L
#define UVD_POWER_STATUS__PAUSE_DPG_ACK_MASK 0x00000400L
//UVD_DPG_RBC_RB_CNTL
#define UVD_DPG_RBC_RB_CNTL__RB_BUFSZ__SHIFT 0x0
#define UVD_DPG_RBC_RB_CNTL__RB_BLKSZ__SHIFT 0x8
#define UVD_DPG_RBC_RB_CNTL__RB_NO_FETCH__SHIFT 0x10
#define UVD_DPG_RBC_RB_CNTL__RB_WPTR_POLL_EN__SHIFT 0x14
#define UVD_DPG_RBC_RB_CNTL__RB_NO_UPDATE__SHIFT 0x18
#define UVD_DPG_RBC_RB_CNTL__RB_RPTR_WR_EN__SHIFT 0x1c
#define UVD_DPG_RBC_RB_CNTL__RB_BUFSZ_MASK 0x0000001FL
#define UVD_DPG_RBC_RB_CNTL__RB_BLKSZ_MASK 0x00001F00L
#define UVD_DPG_RBC_RB_CNTL__RB_NO_FETCH_MASK 0x00010000L
#define UVD_DPG_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK 0x00100000L
#define UVD_DPG_RBC_RB_CNTL__RB_NO_UPDATE_MASK 0x01000000L
#define UVD_DPG_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK 0x10000000L
//UVD_DPG_RBC_RB_BASE_LOW
#define UVD_DPG_RBC_RB_BASE_LOW__RB_BASE_LOW__SHIFT 0x0
#define UVD_DPG_RBC_RB_BASE_LOW__RB_BASE_LOW_MASK 0xFFFFFFFFL
//UVD_DPG_RBC_RB_BASE_HIGH
#define UVD_DPG_RBC_RB_BASE_HIGH__RB_BASE_HIGH__SHIFT 0x0
#define UVD_DPG_RBC_RB_BASE_HIGH__RB_BASE_HIGH_MASK 0xFFFFFFFFL
//UVD_DPG_RBC_RB_WPTR_CNTL
#define UVD_DPG_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER__SHIFT 0x0
#define UVD_DPG_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER_MASK 0x00007FFFL
//UVD_DPG_RBC_RB_RPTR
#define UVD_DPG_RBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_DPG_RBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_DPG_RBC_RB_WPTR
#define UVD_DPG_RBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_DPG_RBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_DPG_VCPU_CACHE_OFFSET0
#define UVD_DPG_VCPU_CACHE_OFFSET0__CACHE_OFFSET0__SHIFT 0x0
#define UVD_DPG_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK 0x01FFFFFFL
// addressBlock: uvd0_uvdnpdec
//UVD_JPEG_ADDR_CONFIG
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_JPEG_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_JPEG_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_JPEG_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_JPEG_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_JPEG_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_JPEG_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_JPEG_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_JPEG_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_JPEG_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_JPEG_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_JPEG_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_JPEG_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_JPEG_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_JPEG_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_JPEG_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_JPEG_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_GPCOM_VCPU_CMD
#define UVD_GPCOM_VCPU_CMD__CMD_SEND__SHIFT 0x0
#define UVD_GPCOM_VCPU_CMD__CMD__SHIFT 0x1
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE__SHIFT 0x1f
#define UVD_GPCOM_VCPU_CMD__CMD_SEND_MASK 0x00000001L
#define UVD_GPCOM_VCPU_CMD__CMD_MASK 0x7FFFFFFEL
#define UVD_GPCOM_VCPU_CMD__CMD_SOURCE_MASK 0x80000000L
//UVD_GPCOM_VCPU_DATA0
#define UVD_GPCOM_VCPU_DATA0__DATA0__SHIFT 0x0
#define UVD_GPCOM_VCPU_DATA0__DATA0_MASK 0xFFFFFFFFL
//UVD_GPCOM_VCPU_DATA1
#define UVD_GPCOM_VCPU_DATA1__DATA1__SHIFT 0x0
#define UVD_GPCOM_VCPU_DATA1__DATA1_MASK 0xFFFFFFFFL
//UVD_UDEC_ADDR_CONFIG
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_UDEC_DB_ADDR_CONFIG
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_DB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_DB_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_DB_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_DB_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_DB_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_DB_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_DB_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_DB_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_DB_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_DB_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_UDEC_DBW_ADDR_CONFIG
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES__SHIFT 0x0
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE__SHIFT 0x3
#define UVD_UDEC_DBW_ADDR_CONFIG__MAX_COMPRESSED_FRAGS__SHIFT 0x6
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE__SHIFT 0x8
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_BANKS__SHIFT 0xc
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE__SHIFT 0x10
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES__SHIFT 0x13
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS__SHIFT 0x15
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE__SHIFT 0x18
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_RB_PER_SE__SHIFT 0x1a
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE__SHIFT 0x1c
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES__SHIFT 0x1e
#define UVD_UDEC_DBW_ADDR_CONFIG__SE_ENABLE__SHIFT 0x1f
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_PIPES_MASK 0x00000007L
#define UVD_UDEC_DBW_ADDR_CONFIG__PIPE_INTERLEAVE_SIZE_MASK 0x00000038L
#define UVD_UDEC_DBW_ADDR_CONFIG__MAX_COMPRESSED_FRAGS_MASK 0x000000C0L
#define UVD_UDEC_DBW_ADDR_CONFIG__BANK_INTERLEAVE_SIZE_MASK 0x00000700L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_BANKS_MASK 0x00007000L
#define UVD_UDEC_DBW_ADDR_CONFIG__SHADER_ENGINE_TILE_SIZE_MASK 0x00070000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_SHADER_ENGINES_MASK 0x00180000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_GPUS_MASK 0x00E00000L
#define UVD_UDEC_DBW_ADDR_CONFIG__MULTI_GPU_TILE_SIZE_MASK 0x03000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_RB_PER_SE_MASK 0x0C000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__ROW_SIZE_MASK 0x30000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__NUM_LOWER_PIPES_MASK 0x40000000L
#define UVD_UDEC_DBW_ADDR_CONFIG__SE_ENABLE_MASK 0x80000000L
//UVD_SUVD_CGC_GATE
#define UVD_SUVD_CGC_GATE__SRE__SHIFT 0x0
#define UVD_SUVD_CGC_GATE__SIT__SHIFT 0x1
#define UVD_SUVD_CGC_GATE__SMP__SHIFT 0x2
#define UVD_SUVD_CGC_GATE__SCM__SHIFT 0x3
#define UVD_SUVD_CGC_GATE__SDB__SHIFT 0x4
#define UVD_SUVD_CGC_GATE__SRE_H264__SHIFT 0x5
#define UVD_SUVD_CGC_GATE__SRE_HEVC__SHIFT 0x6
#define UVD_SUVD_CGC_GATE__SIT_H264__SHIFT 0x7
#define UVD_SUVD_CGC_GATE__SIT_HEVC__SHIFT 0x8
#define UVD_SUVD_CGC_GATE__SCM_H264__SHIFT 0x9
#define UVD_SUVD_CGC_GATE__SCM_HEVC__SHIFT 0xa
#define UVD_SUVD_CGC_GATE__SDB_H264__SHIFT 0xb
#define UVD_SUVD_CGC_GATE__SDB_HEVC__SHIFT 0xc
#define UVD_SUVD_CGC_GATE__SCLR__SHIFT 0xd
#define UVD_SUVD_CGC_GATE__UVD_SC__SHIFT 0xe
#define UVD_SUVD_CGC_GATE__ENT__SHIFT 0xf
#define UVD_SUVD_CGC_GATE__IME__SHIFT 0x10
#define UVD_SUVD_CGC_GATE__SIT_HEVC_DEC__SHIFT 0x11
#define UVD_SUVD_CGC_GATE__SIT_HEVC_ENC__SHIFT 0x12
#define UVD_SUVD_CGC_GATE__SRE_MASK 0x00000001L
#define UVD_SUVD_CGC_GATE__SIT_MASK 0x00000002L
#define UVD_SUVD_CGC_GATE__SMP_MASK 0x00000004L
#define UVD_SUVD_CGC_GATE__SCM_MASK 0x00000008L
#define UVD_SUVD_CGC_GATE__SDB_MASK 0x00000010L
#define UVD_SUVD_CGC_GATE__SRE_H264_MASK 0x00000020L
#define UVD_SUVD_CGC_GATE__SRE_HEVC_MASK 0x00000040L
#define UVD_SUVD_CGC_GATE__SIT_H264_MASK 0x00000080L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_MASK 0x00000100L
#define UVD_SUVD_CGC_GATE__SCM_H264_MASK 0x00000200L
#define UVD_SUVD_CGC_GATE__SCM_HEVC_MASK 0x00000400L
#define UVD_SUVD_CGC_GATE__SDB_H264_MASK 0x00000800L
#define UVD_SUVD_CGC_GATE__SDB_HEVC_MASK 0x00001000L
#define UVD_SUVD_CGC_GATE__SCLR_MASK 0x00002000L
#define UVD_SUVD_CGC_GATE__UVD_SC_MASK 0x00004000L
#define UVD_SUVD_CGC_GATE__ENT_MASK 0x00008000L
#define UVD_SUVD_CGC_GATE__IME_MASK 0x00010000L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK 0x00020000L
#define UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK 0x00040000L
//UVD_SUVD_CGC_CTRL
#define UVD_SUVD_CGC_CTRL__SRE_MODE__SHIFT 0x0
#define UVD_SUVD_CGC_CTRL__SIT_MODE__SHIFT 0x1
#define UVD_SUVD_CGC_CTRL__SMP_MODE__SHIFT 0x2
#define UVD_SUVD_CGC_CTRL__SCM_MODE__SHIFT 0x3
#define UVD_SUVD_CGC_CTRL__SDB_MODE__SHIFT 0x4
#define UVD_SUVD_CGC_CTRL__SCLR_MODE__SHIFT 0x5
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE__SHIFT 0x6
#define UVD_SUVD_CGC_CTRL__ENT_MODE__SHIFT 0x7
#define UVD_SUVD_CGC_CTRL__IME_MODE__SHIFT 0x8
#define UVD_SUVD_CGC_CTRL__SRE_MODE_MASK 0x00000001L
#define UVD_SUVD_CGC_CTRL__SIT_MODE_MASK 0x00000002L
#define UVD_SUVD_CGC_CTRL__SMP_MODE_MASK 0x00000004L
#define UVD_SUVD_CGC_CTRL__SCM_MODE_MASK 0x00000008L
#define UVD_SUVD_CGC_CTRL__SDB_MODE_MASK 0x00000010L
#define UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK 0x00000020L
#define UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK 0x00000040L
#define UVD_SUVD_CGC_CTRL__ENT_MODE_MASK 0x00000080L
#define UVD_SUVD_CGC_CTRL__IME_MODE_MASK 0x00000100L
//UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_POWER_STATUS_U
#define UVD_POWER_STATUS_U__UVD_POWER_STATUS__SHIFT 0x0
#define UVD_POWER_STATUS_U__UVD_POWER_STATUS_MASK 0x00000003L
//UVD_NO_OP
#define UVD_NO_OP__NO_OP__SHIFT 0x0
#define UVD_NO_OP__NO_OP_MASK 0xFFFFFFFFL
//UVD_GP_SCRATCH8
#define UVD_GP_SCRATCH8__DATA__SHIFT 0x0
#define UVD_GP_SCRATCH8__DATA_MASK 0xFFFFFFFFL
//UVD_RB_BASE_LO2
#define UVD_RB_BASE_LO2__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO2__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI2
#define UVD_RB_BASE_HI2__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI2__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE2
#define UVD_RB_SIZE2__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE2__RB_SIZE_MASK 0x007FFFF0L
//UVD_RB_RPTR2
#define UVD_RB_RPTR2__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR2__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR2
#define UVD_RB_WPTR2__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR2__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_BASE_LO
#define UVD_RB_BASE_LO__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI
#define UVD_RB_BASE_HI__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE
#define UVD_RB_SIZE__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE__RB_SIZE_MASK 0x007FFFF0L
//UVD_RB_RPTR
#define UVD_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR
#define UVD_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_JRBC_RB_RPTR
#define UVD_JRBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_JRBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_IB_64BIT_BAR_HIGH
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_RBC_IB_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_IB_64BIT_BAR_LOW
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_RBC_IB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_RB_64BIT_BAR_HIGH
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32__SHIFT 0x0
#define UVD_LMI_RBC_RB_64BIT_BAR_HIGH__BITS_63_32_MASK 0xFFFFFFFFL
//UVD_LMI_RBC_RB_64BIT_BAR_LOW
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_RBC_RB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
// addressBlock: uvd0_uvddec
//UVD_SEMA_CNTL
#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS__SHIFT 0x1
#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x00000001L
#define UVD_SEMA_CNTL__ADVANCED_MODE_DIS_MASK 0x00000002L
//UVD_LMI_JRBC_RB_64BIT_BAR_LOW
#define UVD_LMI_JRBC_RB_64BIT_BAR_LOW__BITS_31_0__SHIFT 0x0
#define UVD_LMI_JRBC_RB_64BIT_BAR_LOW__BITS_31_0_MASK 0xFFFFFFFFL
//UVD_JRBC_RB_WPTR
#define UVD_JRBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_JRBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_RPTR3
#define UVD_RB_RPTR3__RB_RPTR__SHIFT 0x4
#define UVD_RB_RPTR3__RB_RPTR_MASK 0x007FFFF0L
//UVD_RB_WPTR3
#define UVD_RB_WPTR3__RB_WPTR__SHIFT 0x4
#define UVD_RB_WPTR3__RB_WPTR_MASK 0x007FFFF0L
//UVD_RB_BASE_LO3
#define UVD_RB_BASE_LO3__RB_BASE_LO__SHIFT 0x6
#define UVD_RB_BASE_LO3__RB_BASE_LO_MASK 0xFFFFFFC0L
//UVD_RB_BASE_HI3
#define UVD_RB_BASE_HI3__RB_BASE_HI__SHIFT 0x0
#define UVD_RB_BASE_HI3__RB_BASE_HI_MASK 0xFFFFFFFFL
//UVD_RB_SIZE3
#define UVD_RB_SIZE3__RB_SIZE__SHIFT 0x4
#define UVD_RB_SIZE3__RB_SIZE_MASK 0x007FFFF0L
//JPEG_CGC_GATE
#define JPEG_CGC_GATE__JPEG__SHIFT 0x14
#define JPEG_CGC_GATE__JPEG2__SHIFT 0x15
#define JPEG_CGC_GATE__JPEG_MASK 0x00100000L
#define JPEG_CGC_GATE__JPEG2_MASK 0x00200000L
//UVD_CTX_INDEX
#define UVD_CTX_INDEX__INDEX__SHIFT 0x0
#define UVD_CTX_INDEX__INDEX_MASK 0x000001FFL
//UVD_CTX_DATA
#define UVD_CTX_DATA__DATA__SHIFT 0x0
#define UVD_CTX_DATA__DATA_MASK 0xFFFFFFFFL
//UVD_CGC_GATE
#define UVD_CGC_GATE__SYS__SHIFT 0x0
#define UVD_CGC_GATE__UDEC__SHIFT 0x1
#define UVD_CGC_GATE__MPEG2__SHIFT 0x2
#define UVD_CGC_GATE__REGS__SHIFT 0x3
#define UVD_CGC_GATE__RBC__SHIFT 0x4
#define UVD_CGC_GATE__LMI_MC__SHIFT 0x5
#define UVD_CGC_GATE__LMI_UMC__SHIFT 0x6
#define UVD_CGC_GATE__IDCT__SHIFT 0x7
#define UVD_CGC_GATE__MPRD__SHIFT 0x8
#define UVD_CGC_GATE__MPC__SHIFT 0x9
#define UVD_CGC_GATE__LBSI__SHIFT 0xa
#define UVD_CGC_GATE__LRBBM__SHIFT 0xb
#define UVD_CGC_GATE__UDEC_RE__SHIFT 0xc
#define UVD_CGC_GATE__UDEC_CM__SHIFT 0xd
#define UVD_CGC_GATE__UDEC_IT__SHIFT 0xe
#define UVD_CGC_GATE__UDEC_DB__SHIFT 0xf
#define UVD_CGC_GATE__UDEC_MP__SHIFT 0x10
#define UVD_CGC_GATE__WCB__SHIFT 0x11
#define UVD_CGC_GATE__VCPU__SHIFT 0x12
#define UVD_CGC_GATE__SCPU__SHIFT 0x13
#define UVD_CGC_GATE__SYS_MASK 0x00000001L
#define UVD_CGC_GATE__UDEC_MASK 0x00000002L
#define UVD_CGC_GATE__MPEG2_MASK 0x00000004L
#define UVD_CGC_GATE__REGS_MASK 0x00000008L
#define UVD_CGC_GATE__RBC_MASK 0x00000010L
#define UVD_CGC_GATE__LMI_MC_MASK 0x00000020L
#define UVD_CGC_GATE__LMI_UMC_MASK 0x00000040L
#define UVD_CGC_GATE__IDCT_MASK 0x00000080L
#define UVD_CGC_GATE__MPRD_MASK 0x00000100L
#define UVD_CGC_GATE__MPC_MASK 0x00000200L
#define UVD_CGC_GATE__LBSI_MASK 0x00000400L
#define UVD_CGC_GATE__LRBBM_MASK 0x00000800L
#define UVD_CGC_GATE__UDEC_RE_MASK 0x00001000L
#define UVD_CGC_GATE__UDEC_CM_MASK 0x00002000L
#define UVD_CGC_GATE__UDEC_IT_MASK 0x00004000L
#define UVD_CGC_GATE__UDEC_DB_MASK 0x00008000L
#define UVD_CGC_GATE__UDEC_MP_MASK 0x00010000L
#define UVD_CGC_GATE__WCB_MASK 0x00020000L
#define UVD_CGC_GATE__VCPU_MASK 0x00040000L
#define UVD_CGC_GATE__SCPU_MASK 0x00080000L
//UVD_CGC_CTRL
#define UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT 0x0
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x2
#define UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6
#define UVD_CGC_CTRL__UDEC_RE_MODE__SHIFT 0xb
#define UVD_CGC_CTRL__UDEC_CM_MODE__SHIFT 0xc
#define UVD_CGC_CTRL__UDEC_IT_MODE__SHIFT 0xd
#define UVD_CGC_CTRL__UDEC_DB_MODE__SHIFT 0xe
#define UVD_CGC_CTRL__UDEC_MP_MODE__SHIFT 0xf
#define UVD_CGC_CTRL__SYS_MODE__SHIFT 0x10
#define UVD_CGC_CTRL__UDEC_MODE__SHIFT 0x11
#define UVD_CGC_CTRL__MPEG2_MODE__SHIFT 0x12
#define UVD_CGC_CTRL__REGS_MODE__SHIFT 0x13
#define UVD_CGC_CTRL__RBC_MODE__SHIFT 0x14
#define UVD_CGC_CTRL__LMI_MC_MODE__SHIFT 0x15
#define UVD_CGC_CTRL__LMI_UMC_MODE__SHIFT 0x16
#define UVD_CGC_CTRL__IDCT_MODE__SHIFT 0x17
#define UVD_CGC_CTRL__MPRD_MODE__SHIFT 0x18
#define UVD_CGC_CTRL__MPC_MODE__SHIFT 0x19
#define UVD_CGC_CTRL__LBSI_MODE__SHIFT 0x1a
#define UVD_CGC_CTRL__LRBBM_MODE__SHIFT 0x1b
#define UVD_CGC_CTRL__WCB_MODE__SHIFT 0x1c
#define UVD_CGC_CTRL__VCPU_MODE__SHIFT 0x1d
#define UVD_CGC_CTRL__SCPU_MODE__SHIFT 0x1e
#define UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L
#define UVD_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003CL
#define UVD_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007C0L
#define UVD_CGC_CTRL__UDEC_RE_MODE_MASK 0x00000800L
#define UVD_CGC_CTRL__UDEC_CM_MODE_MASK 0x00001000L
#define UVD_CGC_CTRL__UDEC_IT_MODE_MASK 0x00002000L
#define UVD_CGC_CTRL__UDEC_DB_MODE_MASK 0x00004000L
#define UVD_CGC_CTRL__UDEC_MP_MODE_MASK 0x00008000L
#define UVD_CGC_CTRL__SYS_MODE_MASK 0x00010000L
#define UVD_CGC_CTRL__UDEC_MODE_MASK 0x00020000L
#define UVD_CGC_CTRL__MPEG2_MODE_MASK 0x00040000L
#define UVD_CGC_CTRL__REGS_MODE_MASK 0x00080000L
#define UVD_CGC_CTRL__RBC_MODE_MASK 0x00100000L
#define UVD_CGC_CTRL__LMI_MC_MODE_MASK 0x00200000L
#define UVD_CGC_CTRL__LMI_UMC_MODE_MASK 0x00400000L
#define UVD_CGC_CTRL__IDCT_MODE_MASK 0x00800000L
#define UVD_CGC_CTRL__MPRD_MODE_MASK 0x01000000L
#define UVD_CGC_CTRL__MPC_MODE_MASK 0x02000000L
#define UVD_CGC_CTRL__LBSI_MODE_MASK 0x04000000L
#define UVD_CGC_CTRL__LRBBM_MODE_MASK 0x08000000L
#define UVD_CGC_CTRL__WCB_MODE_MASK 0x10000000L
#define UVD_CGC_CTRL__VCPU_MODE_MASK 0x20000000L
#define UVD_CGC_CTRL__SCPU_MODE_MASK 0x40000000L
//UVD_GP_SCRATCH4
#define UVD_GP_SCRATCH4__DATA__SHIFT 0x0
#define UVD_GP_SCRATCH4__DATA_MASK 0xFFFFFFFFL
//UVD_LMI_CTRL2
#define UVD_LMI_CTRL2__SPH_DIS__SHIFT 0x0
#define UVD_LMI_CTRL2__STALL_ARB__SHIFT 0x1
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT__SHIFT 0x2
#define UVD_LMI_CTRL2__MASK_UMC_URGENT__SHIFT 0x3
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS__SHIFT 0x7
#define UVD_LMI_CTRL2__STALL_ARB_UMC__SHIFT 0x8
#define UVD_LMI_CTRL2__MC_READ_ID_SEL__SHIFT 0x9
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL__SHIFT 0xb
#define UVD_LMI_CTRL2__SPH_DIS_MASK 0x00000001L
#define UVD_LMI_CTRL2__STALL_ARB_MASK 0x00000002L
#define UVD_LMI_CTRL2__ASSERT_UMC_URGENT_MASK 0x00000004L
#define UVD_LMI_CTRL2__MASK_UMC_URGENT_MASK 0x00000008L
#define UVD_LMI_CTRL2__DRCITF_BUBBLE_FIX_DIS_MASK 0x00000080L
#define UVD_LMI_CTRL2__STALL_ARB_UMC_MASK 0x00000100L
#define UVD_LMI_CTRL2__MC_READ_ID_SEL_MASK 0x00000600L
#define UVD_LMI_CTRL2__MC_WRITE_ID_SEL_MASK 0x00001800L
//UVD_MASTINT_EN
#define UVD_MASTINT_EN__OVERRUN_RST__SHIFT 0x0
#define UVD_MASTINT_EN__VCPU_EN__SHIFT 0x1
#define UVD_MASTINT_EN__SYS_EN__SHIFT 0x2
#define UVD_MASTINT_EN__INT_OVERRUN__SHIFT 0x4
#define UVD_MASTINT_EN__OVERRUN_RST_MASK 0x00000001L
#define UVD_MASTINT_EN__VCPU_EN_MASK 0x00000002L
#define UVD_MASTINT_EN__SYS_EN_MASK 0x00000004L
#define UVD_MASTINT_EN__INT_OVERRUN_MASK 0x007FFFF0L
//JPEG_CGC_CTRL
#define JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT 0x0
#define JPEG_CGC_CTRL__JPEG2_MODE__SHIFT 0x1
#define JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT 0x2
#define JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT 0x6
#define JPEG_CGC_CTRL__JPEG_MODE__SHIFT 0x1f
#define JPEG_CGC_CTRL__DYN_CLOCK_MODE_MASK 0x00000001L
#define JPEG_CGC_CTRL__JPEG2_MODE_MASK 0x00000002L
#define JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER_MASK 0x0000003CL
#define JPEG_CGC_CTRL__CLK_OFF_DELAY_MASK 0x000007C0L
#define JPEG_CGC_CTRL__JPEG_MODE_MASK 0x80000000L
//UVD_LMI_CTRL
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT 0x0
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN__SHIFT 0x8
#define UVD_LMI_CTRL__REQ_MODE__SHIFT 0x9
#define UVD_LMI_CTRL__ASSERT_MC_URGENT__SHIFT 0xb
#define UVD_LMI_CTRL__MASK_MC_URGENT__SHIFT 0xc
#define UVD_LMI_CTRL__DATA_COHERENCY_EN__SHIFT 0xd
#define UVD_LMI_CTRL__CRC_RESET__SHIFT 0xe
#define UVD_LMI_CTRL__CRC_SEL__SHIFT 0xf
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x15
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN__SHIFT 0x16
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN__SHIFT 0x17
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN__SHIFT 0x18
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN__SHIFT 0x19
#define UVD_LMI_CTRL__RFU__SHIFT 0x1b
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_MASK 0x000000FFL
#define UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK 0x00000100L
#define UVD_LMI_CTRL__REQ_MODE_MASK 0x00000200L
#define UVD_LMI_CTRL__ASSERT_MC_URGENT_MASK 0x00000800L
#define UVD_LMI_CTRL__MASK_MC_URGENT_MASK 0x00001000L
#define UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK 0x00002000L
#define UVD_LMI_CTRL__CRC_RESET_MASK 0x00004000L
#define UVD_LMI_CTRL__CRC_SEL_MASK 0x000F8000L
#define UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L
#define UVD_LMI_CTRL__CM_DATA_COHERENCY_EN_MASK 0x00400000L
#define UVD_LMI_CTRL__DB_DB_DATA_COHERENCY_EN_MASK 0x00800000L
#define UVD_LMI_CTRL__DB_IT_DATA_COHERENCY_EN_MASK 0x01000000L
#define UVD_LMI_CTRL__IT_IT_DATA_COHERENCY_EN_MASK 0x02000000L
#define UVD_LMI_CTRL__RFU_MASK 0xF8000000L
//UVD_LMI_SWAP_CNTL
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP__SHIFT 0x0
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP__SHIFT 0x2
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP__SHIFT 0x4
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP__SHIFT 0x6
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT 0x8
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP__SHIFT 0xa
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP__SHIFT 0xc
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP__SHIFT 0xe
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP__SHIFT 0x10
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP__SHIFT 0x12
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP__SHIFT 0x16
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP__SHIFT 0x18
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP__SHIFT 0x1a
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP__SHIFT 0x1c
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP__SHIFT 0x1e
#define UVD_LMI_SWAP_CNTL__RB_MC_SWAP_MASK 0x00000003L
#define UVD_LMI_SWAP_CNTL__IB_MC_SWAP_MASK 0x0000000CL
#define UVD_LMI_SWAP_CNTL__RB_RPTR_MC_SWAP_MASK 0x00000030L
#define UVD_LMI_SWAP_CNTL__VCPU_R_MC_SWAP_MASK 0x000000C0L
#define UVD_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK 0x00000300L
#define UVD_LMI_SWAP_CNTL__CM_MC_SWAP_MASK 0x00000C00L
#define UVD_LMI_SWAP_CNTL__IT_MC_SWAP_MASK 0x00003000L
#define UVD_LMI_SWAP_CNTL__DB_R_MC_SWAP_MASK 0x0000C000L
#define UVD_LMI_SWAP_CNTL__DB_W_MC_SWAP_MASK 0x00030000L
#define UVD_LMI_SWAP_CNTL__CSM_MC_SWAP_MASK 0x000C0000L
#define UVD_LMI_SWAP_CNTL__MP_REF16_MC_SWAP_MASK 0x00C00000L
#define UVD_LMI_SWAP_CNTL__DBW_MC_SWAP_MASK 0x03000000L
#define UVD_LMI_SWAP_CNTL__RB_WR_MC_SWAP_MASK 0x0C000000L
#define UVD_LMI_SWAP_CNTL__RE_MC_SWAP_MASK 0x30000000L
#define UVD_LMI_SWAP_CNTL__MP_MC_SWAP_MASK 0xC0000000L
//UVD_MP_SWAP_CNTL
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP__SHIFT 0x0
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP__SHIFT 0x2
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP__SHIFT 0x4
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP__SHIFT 0x6
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP__SHIFT 0x8
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP__SHIFT 0xa
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP__SHIFT 0xc
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP__SHIFT 0xe
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP__SHIFT 0x10
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP__SHIFT 0x12
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP__SHIFT 0x14
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP__SHIFT 0x16
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP__SHIFT 0x18
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP__SHIFT 0x1a
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP__SHIFT 0x1c
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP__SHIFT 0x1e
#define UVD_MP_SWAP_CNTL__MP_REF0_MC_SWAP_MASK 0x00000003L
#define UVD_MP_SWAP_CNTL__MP_REF1_MC_SWAP_MASK 0x0000000CL
#define UVD_MP_SWAP_CNTL__MP_REF2_MC_SWAP_MASK 0x00000030L
#define UVD_MP_SWAP_CNTL__MP_REF3_MC_SWAP_MASK 0x000000C0L
#define UVD_MP_SWAP_CNTL__MP_REF4_MC_SWAP_MASK 0x00000300L
#define UVD_MP_SWAP_CNTL__MP_REF5_MC_SWAP_MASK 0x00000C00L
#define UVD_MP_SWAP_CNTL__MP_REF6_MC_SWAP_MASK 0x00003000L
#define UVD_MP_SWAP_CNTL__MP_REF7_MC_SWAP_MASK 0x0000C000L
#define UVD_MP_SWAP_CNTL__MP_REF8_MC_SWAP_MASK 0x00030000L
#define UVD_MP_SWAP_CNTL__MP_REF9_MC_SWAP_MASK 0x000C0000L
#define UVD_MP_SWAP_CNTL__MP_REF10_MC_SWAP_MASK 0x00300000L
#define UVD_MP_SWAP_CNTL__MP_REF11_MC_SWAP_MASK 0x00C00000L
#define UVD_MP_SWAP_CNTL__MP_REF12_MC_SWAP_MASK 0x03000000L
#define UVD_MP_SWAP_CNTL__MP_REF13_MC_SWAP_MASK 0x0C000000L
#define UVD_MP_SWAP_CNTL__MP_REF14_MC_SWAP_MASK 0x30000000L
#define UVD_MP_SWAP_CNTL__MP_REF15_MC_SWAP_MASK 0xC0000000L
//UVD_MPC_SET_MUXA0
#define UVD_MPC_SET_MUXA0__VARA_0__SHIFT 0x0
#define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6
#define UVD_MPC_SET_MUXA0__VARA_2__SHIFT 0xc
#define UVD_MPC_SET_MUXA0__VARA_3__SHIFT 0x12
#define UVD_MPC_SET_MUXA0__VARA_4__SHIFT 0x18
#define UVD_MPC_SET_MUXA0__VARA_0_MASK 0x0000003FL
#define UVD_MPC_SET_MUXA0__VARA_1_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXA0__VARA_2_MASK 0x0003F000L
#define UVD_MPC_SET_MUXA0__VARA_3_MASK 0x00FC0000L
#define UVD_MPC_SET_MUXA0__VARA_4_MASK 0x3F000000L
//UVD_MPC_SET_MUXA1
#define UVD_MPC_SET_MUXA1__VARA_5__SHIFT 0x0
#define UVD_MPC_SET_MUXA1__VARA_6__SHIFT 0x6
#define UVD_MPC_SET_MUXA1__VARA_7__SHIFT 0xc
#define UVD_MPC_SET_MUXA1__VARA_5_MASK 0x0000003FL
#define UVD_MPC_SET_MUXA1__VARA_6_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXA1__VARA_7_MASK 0x0003F000L
//UVD_MPC_SET_MUXB0
#define UVD_MPC_SET_MUXB0__VARB_0__SHIFT 0x0
#define UVD_MPC_SET_MUXB0__VARB_1__SHIFT 0x6
#define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc
#define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12
#define UVD_MPC_SET_MUXB0__VARB_4__SHIFT 0x18
#define UVD_MPC_SET_MUXB0__VARB_0_MASK 0x0000003FL
#define UVD_MPC_SET_MUXB0__VARB_1_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXB0__VARB_2_MASK 0x0003F000L
#define UVD_MPC_SET_MUXB0__VARB_3_MASK 0x00FC0000L
#define UVD_MPC_SET_MUXB0__VARB_4_MASK 0x3F000000L
//UVD_MPC_SET_MUXB1
#define UVD_MPC_SET_MUXB1__VARB_5__SHIFT 0x0
#define UVD_MPC_SET_MUXB1__VARB_6__SHIFT 0x6
#define UVD_MPC_SET_MUXB1__VARB_7__SHIFT 0xc
#define UVD_MPC_SET_MUXB1__VARB_5_MASK 0x0000003FL
#define UVD_MPC_SET_MUXB1__VARB_6_MASK 0x00000FC0L
#define UVD_MPC_SET_MUXB1__VARB_7_MASK 0x0003F000L
//UVD_MPC_SET_MUX
#define UVD_MPC_SET_MUX__SET_0__SHIFT 0x0
#define UVD_MPC_SET_MUX__SET_1__SHIFT 0x3
#define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6
#define UVD_MPC_SET_MUX__SET_0_MASK 0x00000007L
#define UVD_MPC_SET_MUX__SET_1_MASK 0x00000038L
#define UVD_MPC_SET_MUX__SET_2_MASK 0x000001C0L
//UVD_MPC_SET_ALU
#define UVD_MPC_SET_ALU__FUNCT__SHIFT 0x0
#define UVD_MPC_SET_ALU__OPERAND__SHIFT 0x4
#define UVD_MPC_SET_ALU__FUNCT_MASK 0x00000007L
#define UVD_MPC_SET_ALU__OPERAND_MASK 0x00000FF0L
//UVD_VCPU_CACHE_OFFSET0
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET0__CACHE_OFFSET0_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE0
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE0__CACHE_SIZE0_MASK 0x001FFFFFL
//UVD_VCPU_CACHE_OFFSET1
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET1__CACHE_OFFSET1_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE1
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE1__CACHE_SIZE1_MASK 0x001FFFFFL
//UVD_VCPU_CACHE_OFFSET2
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2__SHIFT 0x0
#define UVD_VCPU_CACHE_OFFSET2__CACHE_OFFSET2_MASK 0x01FFFFFFL
//UVD_VCPU_CACHE_SIZE2
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2__SHIFT 0x0
#define UVD_VCPU_CACHE_SIZE2__CACHE_SIZE2_MASK 0x001FFFFFL
//UVD_VCPU_CNTL
#define UVD_VCPU_CNTL__CLK_EN__SHIFT 0x9
#define UVD_VCPU_CNTL__CLK_EN_MASK 0x00000200L
//UVD_SOFT_RESET
#define UVD_SOFT_RESET__RBC_SOFT_RESET__SHIFT 0x0
#define UVD_SOFT_RESET__LBSI_SOFT_RESET__SHIFT 0x1
#define UVD_SOFT_RESET__LMI_SOFT_RESET__SHIFT 0x2
#define UVD_SOFT_RESET__VCPU_SOFT_RESET__SHIFT 0x3
#define UVD_SOFT_RESET__UDEC_SOFT_RESET__SHIFT 0x4
#define UVD_SOFT_RESET__CSM_SOFT_RESET__SHIFT 0x5
#define UVD_SOFT_RESET__CXW_SOFT_RESET__SHIFT 0x6
#define UVD_SOFT_RESET__TAP_SOFT_RESET__SHIFT 0x7
#define UVD_SOFT_RESET__MPC_SOFT_RESET__SHIFT 0x8
#define UVD_SOFT_RESET__IH_SOFT_RESET__SHIFT 0xa
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET__SHIFT 0xd
#define UVD_SOFT_RESET__SPH_SOFT_RESET__SHIFT 0xe
#define UVD_SOFT_RESET__MIF_SOFT_RESET__SHIFT 0xf
#define UVD_SOFT_RESET__LCM_SOFT_RESET__SHIFT 0x10
#define UVD_SOFT_RESET__SUVD_SOFT_RESET__SHIFT 0x11
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS__SHIFT 0x12
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS__SHIFT 0x13
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS__SHIFT 0x14
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS__SHIFT 0x15
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS__SHIFT 0x16
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS__SHIFT 0x1a
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS__SHIFT 0x1b
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS__SHIFT 0x1c
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS__SHIFT 0x1d
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS__SHIFT 0x1e
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS__SHIFT 0x1f
#define UVD_SOFT_RESET__RBC_SOFT_RESET_MASK 0x00000001L
#define UVD_SOFT_RESET__LBSI_SOFT_RESET_MASK 0x00000002L
#define UVD_SOFT_RESET__LMI_SOFT_RESET_MASK 0x00000004L
#define UVD_SOFT_RESET__VCPU_SOFT_RESET_MASK 0x00000008L
#define UVD_SOFT_RESET__UDEC_SOFT_RESET_MASK 0x00000010L
#define UVD_SOFT_RESET__CSM_SOFT_RESET_MASK 0x00000020L
#define UVD_SOFT_RESET__CXW_SOFT_RESET_MASK 0x00000040L
#define UVD_SOFT_RESET__TAP_SOFT_RESET_MASK 0x00000080L
#define UVD_SOFT_RESET__MPC_SOFT_RESET_MASK 0x00000100L
#define UVD_SOFT_RESET__IH_SOFT_RESET_MASK 0x00000400L
#define UVD_SOFT_RESET__LMI_UMC_SOFT_RESET_MASK 0x00002000L
#define UVD_SOFT_RESET__SPH_SOFT_RESET_MASK 0x00004000L
#define UVD_SOFT_RESET__MIF_SOFT_RESET_MASK 0x00008000L
#define UVD_SOFT_RESET__LCM_SOFT_RESET_MASK 0x00010000L
#define UVD_SOFT_RESET__SUVD_SOFT_RESET_MASK 0x00020000L
#define UVD_SOFT_RESET__LBSI_VCLK_RESET_STATUS_MASK 0x00040000L
#define UVD_SOFT_RESET__VCPU_VCLK_RESET_STATUS_MASK 0x00080000L
#define UVD_SOFT_RESET__UDEC_VCLK_RESET_STATUS_MASK 0x00100000L
#define UVD_SOFT_RESET__UDEC_DCLK_RESET_STATUS_MASK 0x00200000L
#define UVD_SOFT_RESET__MPC_DCLK_RESET_STATUS_MASK 0x00400000L
#define UVD_SOFT_RESET__MIF_DCLK_RESET_STATUS_MASK 0x04000000L
#define UVD_SOFT_RESET__LCM_DCLK_RESET_STATUS_MASK 0x08000000L
#define UVD_SOFT_RESET__SUVD_VCLK_RESET_STATUS_MASK 0x10000000L
#define UVD_SOFT_RESET__SUVD_DCLK_RESET_STATUS_MASK 0x20000000L
#define UVD_SOFT_RESET__RE_DCLK_RESET_STATUS_MASK 0x40000000L
#define UVD_SOFT_RESET__SRE_DCLK_RESET_STATUS_MASK 0x80000000L
//UVD_LMI_RBC_IB_VMID
#define UVD_LMI_RBC_IB_VMID__IB_VMID__SHIFT 0x0
#define UVD_LMI_RBC_IB_VMID__IB_VMID_MASK 0x0000000FL
//UVD_RBC_IB_SIZE
#define UVD_RBC_IB_SIZE__IB_SIZE__SHIFT 0x4
#define UVD_RBC_IB_SIZE__IB_SIZE_MASK 0x007FFFF0L
//UVD_RBC_RB_RPTR
#define UVD_RBC_RB_RPTR__RB_RPTR__SHIFT 0x4
#define UVD_RBC_RB_RPTR__RB_RPTR_MASK 0x007FFFF0L
//UVD_RBC_RB_WPTR
#define UVD_RBC_RB_WPTR__RB_WPTR__SHIFT 0x4
#define UVD_RBC_RB_WPTR__RB_WPTR_MASK 0x007FFFF0L
//UVD_RBC_RB_WPTR_CNTL
#define UVD_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER__SHIFT 0x0
#define UVD_RBC_RB_WPTR_CNTL__RB_PRE_WRITE_TIMER_MASK 0x00007FFFL
//UVD_RBC_RB_CNTL
#define UVD_RBC_RB_CNTL__RB_BUFSZ__SHIFT 0x0
#define UVD_RBC_RB_CNTL__RB_BLKSZ__SHIFT 0x8
#define UVD_RBC_RB_CNTL__RB_NO_FETCH__SHIFT 0x10
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN__SHIFT 0x14
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE__SHIFT 0x18
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN__SHIFT 0x1c
#define UVD_RBC_RB_CNTL__RB_BUFSZ_MASK 0x0000001FL
#define UVD_RBC_RB_CNTL__RB_BLKSZ_MASK 0x00001F00L
#define UVD_RBC_RB_CNTL__RB_NO_FETCH_MASK 0x00010000L
#define UVD_RBC_RB_CNTL__RB_WPTR_POLL_EN_MASK 0x00100000L
#define UVD_RBC_RB_CNTL__RB_NO_UPDATE_MASK 0x01000000L
#define UVD_RBC_RB_CNTL__RB_RPTR_WR_EN_MASK 0x10000000L
//UVD_RBC_RB_RPTR_ADDR
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR__SHIFT 0x0
#define UVD_RBC_RB_RPTR_ADDR__RB_RPTR_ADDR_MASK 0xFFFFFFFFL
//UVD_STATUS
#define UVD_STATUS__RBC_BUSY__SHIFT 0x0
#define UVD_STATUS__VCPU_REPORT__SHIFT 0x1
#define UVD_STATUS__AVP_BUSY__SHIFT 0x8
#define UVD_STATUS__IDCT_BUSY__SHIFT 0x9
#define UVD_STATUS__IDCT_CTL_ACK__SHIFT 0xb
#define UVD_STATUS__UVD_CTL_ACK__SHIFT 0xc
#define UVD_STATUS__AVP_BLOCK_ACK__SHIFT 0xd
#define UVD_STATUS__IDCT_BLOCK_ACK__SHIFT 0xe
#define UVD_STATUS__UVD_BLOCK_ACK__SHIFT 0xf
#define UVD_STATUS__RBC_ACCESS_GPCOM__SHIFT 0x10
#define UVD_STATUS__SYS_GPCOM_REQ__SHIFT 0x1f
#define UVD_STATUS__RBC_BUSY_MASK 0x00000001L
#define UVD_STATUS__VCPU_REPORT_MASK 0x000000FEL
#define UVD_STATUS__AVP_BUSY_MASK 0x00000100L
#define UVD_STATUS__IDCT_BUSY_MASK 0x00000200L
#define UVD_STATUS__IDCT_CTL_ACK_MASK 0x00000800L
#define UVD_STATUS__UVD_CTL_ACK_MASK 0x00001000L
#define UVD_STATUS__AVP_BLOCK_ACK_MASK 0x00002000L
#define UVD_STATUS__IDCT_BLOCK_ACK_MASK 0x00004000L
#define UVD_STATUS__UVD_BLOCK_ACK_MASK 0x00008000L
#define UVD_STATUS__RBC_ACCESS_GPCOM_MASK 0x00010000L
#define UVD_STATUS__SYS_GPCOM_REQ_MASK 0x80000000L
//UVD_SEMA_TIMEOUT_STATUS
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000001L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x00000002L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000004L
#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x00000008L
//UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN__SHIFT 0x0
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT__SHIFT 0x1
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_EN_MASK 0x00000001L
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__WAIT_INCOMPLETE_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN__SHIFT 0x0
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT__SHIFT 0x1
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_EN_MASK 0x00000001L
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__WAIT_FAULT_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN__SHIFT 0x0
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT__SHIFT 0x1
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER__SHIFT 0x18
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_EN_MASK 0x00000001L
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SIGNAL_INCOMPLETE_COUNT_MASK 0x001FFFFEL
#define UVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__RESEND_TIMER_MASK 0x07000000L
//UVD_CONTEXT_ID
#define UVD_CONTEXT_ID__CONTEXT_ID__SHIFT 0x0
#define UVD_CONTEXT_ID__CONTEXT_ID_MASK 0xFFFFFFFFL
//UVD_CONTEXT_ID2
#define UVD_CONTEXT_ID2__CONTEXT_ID2__SHIFT 0x0
#define UVD_CONTEXT_ID2__CONTEXT_ID2_MASK 0xFFFFFFFFL
#endif
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7