Commit 771e6089 authored by Tang Yuantian's avatar Tang Yuantian Committed by Kumar Gala

powerpc/85xx: Fix pci base address error for p2020rdb-pc in dts

Signed-off-by: default avatarTang Yuantian <Yuantian.Tang@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent 574ce79c
...@@ -56,7 +56,7 @@ soc: soc@ffe00000 { ...@@ -56,7 +56,7 @@ soc: soc@ffe00000 {
ranges = <0x0 0x0 0xffe00000 0x100000>; ranges = <0x0 0x0 0xffe00000 0x100000>;
}; };
pci0: pcie@ffe08000 { pci2: pcie@ffe08000 {
reg = <0 0xffe08000 0 0x1000>; reg = <0 0xffe08000 0 0x1000>;
status = "disabled"; status = "disabled";
}; };
...@@ -76,7 +76,7 @@ pcie@0 { ...@@ -76,7 +76,7 @@ pcie@0 {
}; };
}; };
pci2: pcie@ffe0a000 { pci0: pcie@ffe0a000 {
reg = <0 0xffe0a000 0 0x1000>; reg = <0 0xffe0a000 0 0x1000>;
ranges = <0x2000000 0x0 0xe0000000 0 0x80000000 0x0 0x20000000 ranges = <0x2000000 0x0 0xe0000000 0 0x80000000 0x0 0x20000000
0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>; 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
......
...@@ -56,7 +56,7 @@ soc: soc@fffe00000 { ...@@ -56,7 +56,7 @@ soc: soc@fffe00000 {
ranges = <0x0 0xf 0xffe00000 0x100000>; ranges = <0x0 0xf 0xffe00000 0x100000>;
}; };
pci0: pcie@fffe08000 { pci2: pcie@fffe08000 {
reg = <0xf 0xffe08000 0 0x1000>; reg = <0xf 0xffe08000 0 0x1000>;
status = "disabled"; status = "disabled";
}; };
...@@ -76,7 +76,7 @@ pcie@0 { ...@@ -76,7 +76,7 @@ pcie@0 {
}; };
}; };
pci2: pcie@fffe0a000 { pci0: pcie@fffe0a000 {
reg = <0xf 0xffe0a000 0 0x1000>; reg = <0xf 0xffe0a000 0 0x1000>;
ranges = <0x2000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000 ranges = <0x2000000 0x0 0xe0000000 0xc 0x00000000 0x0 0x20000000
0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>; 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment