Commit 81dd1c5d authored by Bard Liao's avatar Bard Liao Committed by Mark Brown

ASoC: rt5670: improve PLL function's stability

Set PR-38 register to 0x1fe1 will make PLL function more stable.
Signed-off-by: default avatarBard Liao <bardliao@realtek.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent 74f24d87
...@@ -71,7 +71,7 @@ static const struct regmap_range_cfg rt5670_ranges[] = { ...@@ -71,7 +71,7 @@ static const struct regmap_range_cfg rt5670_ranges[] = {
static const struct reg_sequence init_list[] = { static const struct reg_sequence init_list[] = {
{ RT5670_PR_BASE + 0x14, 0x9a8a }, { RT5670_PR_BASE + 0x14, 0x9a8a },
{ RT5670_PR_BASE + 0x38, 0x3ba1 }, { RT5670_PR_BASE + 0x38, 0x1fe1 },
{ RT5670_PR_BASE + 0x3d, 0x3640 }, { RT5670_PR_BASE + 0x3d, 0x3640 },
{ 0x8a, 0x0123 }, { 0x8a, 0x0123 },
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment