Commit 86b0aef4 authored by Luca Weiss's avatar Luca Weiss Committed by Bjorn Andersson

arm64: dts: qcom: sm8450: Use standalone ICE node for UFS

With the ICE driver now merged let's convert the ufs node to use the new
style.
Signed-off-by: default avatarLuca Weiss <luca.weiss@fairphone.com>
Reviewed-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20221209-dt-binding-ufs-v5-5-c9a58c0a53f5@fairphone.comSigned-off-by: default avatarBjorn Andersson <andersson@kernel.org>
parent 55179c92
...@@ -4120,9 +4120,7 @@ system-cache-controller@19200000 { ...@@ -4120,9 +4120,7 @@ system-cache-controller@19200000 {
ufs_mem_hc: ufshc@1d84000 { ufs_mem_hc: ufshc@1d84000 {
compatible = "qcom,sm8450-ufshc", "qcom,ufshc", compatible = "qcom,sm8450-ufshc", "qcom,ufshc",
"jedec,ufs-2.0"; "jedec,ufs-2.0";
reg = <0 0x01d84000 0 0x3000>, reg = <0 0x01d84000 0 0x3000>;
<0 0x01d88000 0 0x8000>;
reg-names = "std", "ice";
interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
phys = <&ufs_mem_phy_lanes>; phys = <&ufs_mem_phy_lanes>;
phy-names = "ufsphy"; phy-names = "ufsphy";
...@@ -4147,8 +4145,7 @@ ufs_mem_hc: ufshc@1d84000 { ...@@ -4147,8 +4145,7 @@ ufs_mem_hc: ufshc@1d84000 {
"ref_clk", "ref_clk",
"tx_lane0_sync_clk", "tx_lane0_sync_clk",
"rx_lane0_sync_clk", "rx_lane0_sync_clk",
"rx_lane1_sync_clk", "rx_lane1_sync_clk";
"ice_core_clk";
clocks = clocks =
<&gcc GCC_UFS_PHY_AXI_CLK>, <&gcc GCC_UFS_PHY_AXI_CLK>,
<&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>,
...@@ -4157,8 +4154,7 @@ ufs_mem_hc: ufshc@1d84000 { ...@@ -4157,8 +4154,7 @@ ufs_mem_hc: ufshc@1d84000 {
<&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK>,
<&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>, <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>,
<&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>, <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>,
<&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>, <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>;
<&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
freq-table-hz = freq-table-hz =
<75000000 300000000>, <75000000 300000000>,
<0 0>, <0 0>,
...@@ -4167,8 +4163,9 @@ ufs_mem_hc: ufshc@1d84000 { ...@@ -4167,8 +4163,9 @@ ufs_mem_hc: ufshc@1d84000 {
<75000000 300000000>, <75000000 300000000>,
<0 0>, <0 0>,
<0 0>, <0 0>,
<0 0>, <0 0>;
<75000000 300000000>; qcom,ice = <&ice>;
status = "disabled"; status = "disabled";
}; };
...@@ -4198,6 +4195,13 @@ ufs_mem_phy_lanes: phy@1d87400 { ...@@ -4198,6 +4195,13 @@ ufs_mem_phy_lanes: phy@1d87400 {
}; };
}; };
ice: crypto@1d88000 {
compatible = "qcom,sm8450-inline-crypto-engine",
"qcom,inline-crypto-engine";
reg = <0 0x01d88000 0 0x8000>;
clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
};
cryptobam: dma-controller@1dc4000 { cryptobam: dma-controller@1dc4000 {
compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0"; compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
reg = <0 0x01dc4000 0 0x28000>; reg = <0 0x01dc4000 0 0x28000>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment