Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
9426eedb
Commit
9426eedb
authored
May 13, 2013
by
Ben Skeggs
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
drm/nvc0/fifo: prevent CHAN_TABLE_ERROR:CHANNEL_PENDING on fifo fini
Signed-off-by:
Ben Skeggs
<
bskeggs@redhat.com
>
parent
fadb1719
Changes
1
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
8 additions
and
0 deletions
+8
-0
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
+8
-0
No files found.
drivers/gpu/drm/nouveau/core/engine/fifo/nvc0.c
View file @
9426eedb
...
@@ -250,9 +250,17 @@ nvc0_fifo_chan_fini(struct nouveau_object *object, bool suspend)
...
@@ -250,9 +250,17 @@ nvc0_fifo_chan_fini(struct nouveau_object *object, bool suspend)
struct
nvc0_fifo_priv
*
priv
=
(
void
*
)
object
->
engine
;
struct
nvc0_fifo_priv
*
priv
=
(
void
*
)
object
->
engine
;
struct
nvc0_fifo_chan
*
chan
=
(
void
*
)
object
;
struct
nvc0_fifo_chan
*
chan
=
(
void
*
)
object
;
u32
chid
=
chan
->
base
.
chid
;
u32
chid
=
chan
->
base
.
chid
;
u32
mask
,
engine
;
nv_mask
(
priv
,
0x003004
+
(
chid
*
8
),
0x00000001
,
0x00000000
);
nv_mask
(
priv
,
0x003004
+
(
chid
*
8
),
0x00000001
,
0x00000000
);
nvc0_fifo_playlist_update
(
priv
);
nvc0_fifo_playlist_update
(
priv
);
mask
=
nv_rd32
(
priv
,
0x0025a4
);
for
(
engine
=
0
;
mask
&&
engine
<
16
;
engine
++
)
{
if
(
!
(
mask
&
(
1
<<
engine
)))
continue
;
nv_mask
(
priv
,
0x0025a8
+
(
engine
*
4
),
0x00000000
,
0x00000000
);
mask
&=
~
(
1
<<
engine
);
}
nv_wr32
(
priv
,
0x003000
+
(
chid
*
8
),
0x00000000
);
nv_wr32
(
priv
,
0x003000
+
(
chid
*
8
),
0x00000000
);
return
nouveau_fifo_channel_fini
(
&
chan
->
base
,
suspend
);
return
nouveau_fifo_channel_fini
(
&
chan
->
base
,
suspend
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment