Commit 97a1aa00 authored by Oded Gabbay's avatar Oded Gabbay

docs/habanalabs: update text for some entries in sysfs

This patch updates the description of some entries in sysfs for the
habanalabs driver.
Signed-off-by: default avatarOded Gabbay <oded.gabbay@gmail.com>
parent 29a7aad5
...@@ -62,18 +62,20 @@ What: /sys/class/habanalabs/hl<n>/ic_clk ...@@ -62,18 +62,20 @@ What: /sys/class/habanalabs/hl<n>/ic_clk
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Allows the user to set the maximum clock frequency of the Description: Allows the user to set the maximum clock frequency, in Hz, of
Interconnect fabric. Writes to this parameter affect the device the Interconnect fabric. Writes to this parameter affect the
only when the power management profile is set to "manual" mode. device only when the power management profile is set to "manual"
The device IC clock might be set to lower value then the mode. The device IC clock might be set to lower value than the
maximum. The user should read the ic_clk_curr to see the actual maximum. The user should read the ic_clk_curr to see the actual
frequency value of the IC frequency value of the IC. This property is valid only for the
Goya ASIC family
What: /sys/class/habanalabs/hl<n>/ic_clk_curr What: /sys/class/habanalabs/hl<n>/ic_clk_curr
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Displays the current clock frequency of the Interconnect fabric Description: Displays the current clock frequency, in Hz, of the Interconnect
fabric. This property is valid only for the Goya ASIC family
What: /sys/class/habanalabs/hl<n>/infineon_ver What: /sys/class/habanalabs/hl<n>/infineon_ver
Date: Jan 2019 Date: Jan 2019
...@@ -92,18 +94,20 @@ What: /sys/class/habanalabs/hl<n>/mme_clk ...@@ -92,18 +94,20 @@ What: /sys/class/habanalabs/hl<n>/mme_clk
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Allows the user to set the maximum clock frequency of the Description: Allows the user to set the maximum clock frequency, in Hz, of
MME compute engine. Writes to this parameter affect the device the MME compute engine. Writes to this parameter affect the
only when the power management profile is set to "manual" mode. device only when the power management profile is set to "manual"
The device MME clock might be set to lower value then the mode. The device MME clock might be set to lower value than the
maximum. The user should read the mme_clk_curr to see the actual maximum. The user should read the mme_clk_curr to see the actual
frequency value of the MME frequency value of the MME. This property is valid only for the
Goya ASIC family
What: /sys/class/habanalabs/hl<n>/mme_clk_curr What: /sys/class/habanalabs/hl<n>/mme_clk_curr
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Displays the current clock frequency of the MME compute engine Description: Displays the current clock frequency, in Hz, of the MME compute
engine. This property is valid only for the Goya ASIC family
What: /sys/class/habanalabs/hl<n>/pci_addr What: /sys/class/habanalabs/hl<n>/pci_addr
Date: Jan 2019 Date: Jan 2019
...@@ -163,18 +167,20 @@ What: /sys/class/habanalabs/hl<n>/tpc_clk ...@@ -163,18 +167,20 @@ What: /sys/class/habanalabs/hl<n>/tpc_clk
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Allows the user to set the maximum clock frequency of the Description: Allows the user to set the maximum clock frequency, in Hz, of
TPC compute engines. Writes to this parameter affect the device the TPC compute engines. Writes to this parameter affect the
only when the power management profile is set to "manual" mode. device only when the power management profile is set to "manual"
The device TPC clock might be set to lower value then the mode. The device TPC clock might be set to lower value than the
maximum. The user should read the tpc_clk_curr to see the actual maximum. The user should read the tpc_clk_curr to see the actual
frequency value of the TPC frequency value of the TPC. This property is valid only for
Goya ASIC family
What: /sys/class/habanalabs/hl<n>/tpc_clk_curr What: /sys/class/habanalabs/hl<n>/tpc_clk_curr
Date: Jan 2019 Date: Jan 2019
KernelVersion: 5.1 KernelVersion: 5.1
Contact: oded.gabbay@gmail.com Contact: oded.gabbay@gmail.com
Description: Displays the current clock frequency of the TPC compute engines Description: Displays the current clock frequency, in Hz, of the TPC compute
engines. This property is valid only for the Goya ASIC family
What: /sys/class/habanalabs/hl<n>/uboot_ver What: /sys/class/habanalabs/hl<n>/uboot_ver
Date: Jan 2019 Date: Jan 2019
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment