Skip to content

L
linux
Commit a0f6d926 authored by Xiaojie Yuan's avatar Xiaojie Yuan Committed by Alex Deucher
Browse files
Options

drm/amdgpu/soc15: initialize reg base for navi14 (v2) 

Initialize the IP register base offsets for navi14.

v2: squash in MP, CLK, THM updates
Signed-off-by: default avatarXiaojie Yuan <xiaojie.yuan@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Reviewed-by: default avatarJack Xiao <Jack.Xiao@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent e2d2607f
Hide whitespace changes
Inline Side-by-side
Showing with 1177 additions and 1 deletion
drivers/gpu/drm/amd/amdgpu/Makefile
View file @ a0f6d926
...@@ -66,7 +66,7 @@ amdgpu-$(CONFIG_DRM_AMDGPU_SI)+= si.o gmc_v6_0.o gfx_v6_0.o si_ih.o si_dma.o dce ...@@ -66,7 +66,7 @@ amdgpu-$(CONFIG_DRM_AMDGPU_SI)+= si.o gmc_v6_0.o gfx_v6_0.o si_ih.o si_dma.o dce
amdgpu-y += \ amdgpu-y += \
vi.o mxgpu_vi.o nbio_v6_1.o soc15.o emu_soc.o mxgpu_ai.o nbio_v7_0.o vega10_reg_init.o \ vi.o mxgpu_vi.o nbio_v6_1.o soc15.o emu_soc.o mxgpu_ai.o nbio_v7_0.o vega10_reg_init.o \
vega20_reg_init.o nbio_v7_4.o nbio_v2_3.o nv.o navi10_reg_init.o vega20_reg_init.o nbio_v7_4.o nbio_v2_3.o nv.o navi10_reg_init.o navi14_reg_init.o
# add DF block # add DF block
amdgpu-y += \ amdgpu-y += \
......
drivers/gpu/drm/amd/amdgpu/navi14_reg_init.c 0 → 100644
View file @ a0f6d926
/*
* Copyright 2018 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
* OTHER DEALINGS IN THE SOFTWARE.
*
*/
#include "amdgpu.h"
#include "nv.h"
#include "soc15_common.h"
#include "soc15_hw_ip.h"
#include "navi14_ip_offset.h"
int navi14_reg_base_init(struct amdgpu_device *adev)
{
/* HW has more IP blocks, only initialized the blocke needed by driver */
uint32_t i;
for (i = 0 ; i < MAX_INSTANCE ; ++i) {
adev->reg_offset[GC_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
adev->reg_offset[HDP_HWIP][i] = (uint32_t *)(&(HDP_BASE.instance[i]));
adev->reg_offset[MMHUB_HWIP][i] = (uint32_t *)(&(MMHUB_BASE.instance[i]));
adev->reg_offset[ATHUB_HWIP][i] = (uint32_t *)(&(ATHUB_BASE.instance[i]));
adev->reg_offset[NBIO_HWIP][i] = (uint32_t *)(&(NBIF0_BASE.instance[i]));
adev->reg_offset[MP0_HWIP][i] = (uint32_t *)(&(MP0_BASE.instance[i]));
adev->reg_offset[MP1_HWIP][i] = (uint32_t *)(&(MP1_BASE.instance[i]));
adev->reg_offset[VCN_HWIP][i] = (uint32_t *)(&(UVD0_BASE.instance[i]));
adev->reg_offset[DF_HWIP][i] = (uint32_t *)(&(DF_BASE.instance[i]));
adev->reg_offset[DCE_HWIP][i] = (uint32_t *)(&(DMU_BASE.instance[i]));
adev->reg_offset[OSSSYS_HWIP][i] = (uint32_t *)(&(OSSSYS_BASE.instance[i]));
adev->reg_offset[SDMA0_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
adev->reg_offset[SDMA1_HWIP][i] = (uint32_t *)(&(GC_BASE.instance[i]));
adev->reg_offset[SMUIO_HWIP][i] = (uint32_t *)(&(SMUIO_BASE.instance[i]));
adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i]));
adev->reg_offset[CLK_HWIP][i] = (uint32_t *)(&(CLK_BASE.instance[i]));
}
return 0;
}
drivers/gpu/drm/amd/amdgpu/nv.c
View file @ a0f6d926
...@@ -370,6 +370,9 @@ int nv_set_ip_blocks(struct amdgpu_device *adev) ...@@ -370,6 +370,9 @@ int nv_set_ip_blocks(struct amdgpu_device *adev)
case CHIP_NAVI10: case CHIP_NAVI10:
navi10_reg_base_init(adev); navi10_reg_base_init(adev);
break; break;
case CHIP_NAVI14:
navi14_reg_base_init(adev);
break;
default: default:
return -EINVAL; return -EINVAL;
} }
......
drivers/gpu/drm/amd/amdgpu/nv.h
View file @ a0f6d926
...@@ -30,4 +30,5 @@ void nv_grbm_select(struct amdgpu_device *adev, ...@@ -30,4 +30,5 @@ void nv_grbm_select(struct amdgpu_device *adev,
u32 me, u32 pipe, u32 queue, u32 vmid); u32 me, u32 pipe, u32 queue, u32 vmid);
int nv_set_ip_blocks(struct amdgpu_device *adev); int nv_set_ip_blocks(struct amdgpu_device *adev);
int navi10_reg_base_init(struct amdgpu_device *adev); int navi10_reg_base_init(struct amdgpu_device *adev);
int navi14_reg_base_init(struct amdgpu_device *adev);
#endif #endif
drivers/gpu/drm/amd/include/navi14_ip_offset.h 0 → 100644
View file @ a0f6d926
/*
* Copyright (C) 2018 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef _navi14_ip_offset_HEADER
#define _navi14_ip_offset_HEADER
#define MAX_INSTANCE 7
#define MAX_SEGMENT 5
struct IP_BASE_INSTANCE
{
unsigned int segment[MAX_SEGMENT];
};
struct IP_BASE
{
struct IP_BASE_INSTANCE instance[MAX_INSTANCE];
};
static const struct IP_BASE ATHUB_BASE ={ { { { 0x00000C00, 0x02408C00, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE CLK_BASE ={ { { { 0x00016C00, 0x02401800, 0, 0, 0 } },
{ { 0x00016E00, 0x02401C00, 0, 0, 0 } },
{ { 0x00017000, 0x02402000, 0, 0, 0 } },
{ { 0x00017200, 0x02402400, 0, 0, 0 } },
{ { 0x0001B000, 0x0242D800, 0, 0, 0 } },
{ { 0x00017E00, 0x0240BC00, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE DF_BASE ={ { { { 0x00007000, 0x0240B800, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE DIO_BASE ={ { { { 0x02404000, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE DMU_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE DPCS_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE FUSE_BASE ={ { { { 0x00017400, 0x02401400, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE GC_BASE ={ { { { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE HDA_BASE ={ { { { 0x004C0000, 0x02404800, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE HDP_BASE ={ { { { 0x00000F20, 0x0240A400, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE MMHUB_BASE ={ { { { 0x0001A000, 0x02408800, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE MP0_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE MP1_BASE ={ { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE NBIF0_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE OSSSYS_BASE ={ { { { 0x000010A0, 0x0240A000, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE PCIE0_BASE ={ { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE SDMA_BASE ={ { { { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },
{ { 0x00001260, 0x0000A000, 0x02402C00, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE SMUIO_BASE ={ { { { 0x00016800, 0x00016A00, 0x00440000, 0x02401000, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE THM_BASE ={ { { { 0x00016600, 0x02400C00, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE UMC_BASE ={ { { { 0x00014000, 0x02425800, 0, 0, 0 } },
{ { 0x00054000, 0x02425C00, 0, 0, 0 } },
{ { 0x00094000, 0x02426000, 0, 0, 0 } },
{ { 0x000D4000, 0x02426400, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE USB0_BASE ={ { { { 0x0242A800, 0x05B00000, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
static const struct IP_BASE UVD0_BASE ={ { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } },
{ { 0, 0, 0, 0, 0 } } } };
#define ATHUB_BASE__INST0_SEG0 0x00000C00
#define ATHUB_BASE__INST0_SEG1 0x02408C00
#define ATHUB_BASE__INST0_SEG2 0
#define ATHUB_BASE__INST0_SEG3 0
#define ATHUB_BASE__INST0_SEG4 0
#define ATHUB_BASE__INST1_SEG0 0
#define ATHUB_BASE__INST1_SEG1 0
#define ATHUB_BASE__INST1_SEG2 0
#define ATHUB_BASE__INST1_SEG3 0
#define ATHUB_BASE__INST1_SEG4 0
#define ATHUB_BASE__INST2_SEG0 0
#define ATHUB_BASE__INST2_SEG1 0
#define ATHUB_BASE__INST2_SEG2 0
#define ATHUB_BASE__INST2_SEG3 0
#define ATHUB_BASE__INST2_SEG4 0
#define ATHUB_BASE__INST3_SEG0 0
#define ATHUB_BASE__INST3_SEG1 0
#define ATHUB_BASE__INST3_SEG2 0
#define ATHUB_BASE__INST3_SEG3 0
#define ATHUB_BASE__INST3_SEG4 0
#define ATHUB_BASE__INST4_SEG0 0
#define ATHUB_BASE__INST4_SEG1 0
#define ATHUB_BASE__INST4_SEG2 0
#define ATHUB_BASE__INST4_SEG3 0
#define ATHUB_BASE__INST4_SEG4 0
#define ATHUB_BASE__INST5_SEG0 0
#define ATHUB_BASE__INST5_SEG1 0
#define ATHUB_BASE__INST5_SEG2 0
#define ATHUB_BASE__INST5_SEG3 0
#define ATHUB_BASE__INST5_SEG4 0
#define ATHUB_BASE__INST6_SEG0 0
#define ATHUB_BASE__INST6_SEG1 0
#define ATHUB_BASE__INST6_SEG2 0
#define ATHUB_BASE__INST6_SEG3 0
#define ATHUB_BASE__INST6_SEG4 0
#define CLK_BASE__INST0_SEG0 0x00016C00
#define CLK_BASE__INST0_SEG1 0x02401800
#define CLK_BASE__INST0_SEG2 0
#define CLK_BASE__INST0_SEG3 0
#define CLK_BASE__INST0_SEG4 0
#define CLK_BASE__INST1_SEG0 0x00016E00
#define CLK_BASE__INST1_SEG1 0x02401C00
#define CLK_BASE__INST1_SEG2 0
#define CLK_BASE__INST1_SEG3 0
#define CLK_BASE__INST1_SEG4 0
#define CLK_BASE__INST2_SEG0 0x00017000
#define CLK_BASE__INST2_SEG1 0x02402000
#define CLK_BASE__INST2_SEG2 0
#define CLK_BASE__INST2_SEG3 0
#define CLK_BASE__INST2_SEG4 0
#define CLK_BASE__INST3_SEG0 0x00017200
#define CLK_BASE__INST3_SEG1 0x02402400
#define CLK_BASE__INST3_SEG2 0
#define CLK_BASE__INST3_SEG3 0
#define CLK_BASE__INST3_SEG4 0
#define CLK_BASE__INST4_SEG0 0x0001B000
#define CLK_BASE__INST4_SEG1 0x0242D800
#define CLK_BASE__INST4_SEG2 0
#define CLK_BASE__INST4_SEG3 0
#define CLK_BASE__INST4_SEG4 0
#define CLK_BASE__INST5_SEG0 0x00017E00
#define CLK_BASE__INST5_SEG1 0x0240BC00
#define CLK_BASE__INST5_SEG2 0
#define CLK_BASE__INST5_SEG3 0
#define CLK_BASE__INST5_SEG4 0
#define CLK_BASE__INST6_SEG0 0
#define CLK_BASE__INST6_SEG1 0
#define CLK_BASE__INST6_SEG2 0
#define CLK_BASE__INST6_SEG3 0
#define CLK_BASE__INST6_SEG4 0
#define DF_BASE__INST0_SEG0 0x00007000
#define DF_BASE__INST0_SEG1 0x0240B800
#define DF_BASE__INST0_SEG2 0
#define DF_BASE__INST0_SEG3 0
#define DF_BASE__INST0_SEG4 0
#define DF_BASE__INST1_SEG0 0
#define DF_BASE__INST1_SEG1 0
#define DF_BASE__INST1_SEG2 0
#define DF_BASE__INST1_SEG3 0
#define DF_BASE__INST1_SEG4 0
#define DF_BASE__INST2_SEG0 0
#define DF_BASE__INST2_SEG1 0
#define DF_BASE__INST2_SEG2 0
#define DF_BASE__INST2_SEG3 0
#define DF_BASE__INST2_SEG4 0
#define DF_BASE__INST3_SEG0 0
#define DF_BASE__INST3_SEG1 0
#define DF_BASE__INST3_SEG2 0
#define DF_BASE__INST3_SEG3 0
#define DF_BASE__INST3_SEG4 0
#define DF_BASE__INST4_SEG0 0
#define DF_BASE__INST4_SEG1 0
#define DF_BASE__INST4_SEG2 0
#define DF_BASE__INST4_SEG3 0
#define DF_BASE__INST4_SEG4 0
#define DF_BASE__INST5_SEG0 0
#define DF_BASE__INST5_SEG1 0
#define DF_BASE__INST5_SEG2 0
#define DF_BASE__INST5_SEG3 0
#define DF_BASE__INST5_SEG4 0
#define DF_BASE__INST6_SEG0 0
#define DF_BASE__INST6_SEG1 0
#define DF_BASE__INST6_SEG2 0
#define DF_BASE__INST6_SEG3 0
#define DF_BASE__INST6_SEG4 0
#define DIO_BASE__INST0_SEG0 0x02404000
#define DIO_BASE__INST0_SEG1 0
#define DIO_BASE__INST0_SEG2 0
#define DIO_BASE__INST0_SEG3 0
#define DIO_BASE__INST0_SEG4 0
#define DIO_BASE__INST1_SEG0 0
#define DIO_BASE__INST1_SEG1 0
#define DIO_BASE__INST1_SEG2 0
#define DIO_BASE__INST1_SEG3 0
#define DIO_BASE__INST1_SEG4 0
#define DIO_BASE__INST2_SEG0 0
#define DIO_BASE__INST2_SEG1 0
#define DIO_BASE__INST2_SEG2 0
#define DIO_BASE__INST2_SEG3 0
#define DIO_BASE__INST2_SEG4 0
#define DIO_BASE__INST3_SEG0 0
#define DIO_BASE__INST3_SEG1 0
#define DIO_BASE__INST3_SEG2 0
#define DIO_BASE__INST3_SEG3 0
#define DIO_BASE__INST3_SEG4 0
#define DIO_BASE__INST4_SEG0 0
#define DIO_BASE__INST4_SEG1 0
#define DIO_BASE__INST4_SEG2 0
#define DIO_BASE__INST4_SEG3 0
#define DIO_BASE__INST4_SEG4 0
#define DIO_BASE__INST5_SEG0 0
#define DIO_BASE__INST5_SEG1 0
#define DIO_BASE__INST5_SEG2 0
#define DIO_BASE__INST5_SEG3 0
#define DIO_BASE__INST5_SEG4 0
#define DIO_BASE__INST6_SEG0 0
#define DIO_BASE__INST6_SEG1 0
#define DIO_BASE__INST6_SEG2 0
#define DIO_BASE__INST6_SEG3 0
#define DIO_BASE__INST6_SEG4 0
#define DMU_BASE__INST0_SEG0 0x00000012
#define DMU_BASE__INST0_SEG1 0x000000C0
#define DMU_BASE__INST0_SEG2 0x000034C0
#define DMU_BASE__INST0_SEG3 0x00009000
#define DMU_BASE__INST0_SEG4 0x02403C00
#define DMU_BASE__INST1_SEG0 0
#define DMU_BASE__INST1_SEG1 0
#define DMU_BASE__INST1_SEG2 0
#define DMU_BASE__INST1_SEG3 0
#define DMU_BASE__INST1_SEG4 0
#define DMU_BASE__INST2_SEG0 0
#define DMU_BASE__INST2_SEG1 0
#define DMU_BASE__INST2_SEG2 0
#define DMU_BASE__INST2_SEG3 0
#define DMU_BASE__INST2_SEG4 0
#define DMU_BASE__INST3_SEG0 0
#define DMU_BASE__INST3_SEG1 0
#define DMU_BASE__INST3_SEG2 0
#define DMU_BASE__INST3_SEG3 0
#define DMU_BASE__INST3_SEG4 0
#define DMU_BASE__INST4_SEG0 0
#define DMU_BASE__INST4_SEG1 0
#define DMU_BASE__INST4_SEG2 0
#define DMU_BASE__INST4_SEG3 0
#define DMU_BASE__INST4_SEG4 0
#define DMU_BASE__INST5_SEG0 0
#define DMU_BASE__INST5_SEG1 0
#define DMU_BASE__INST5_SEG2 0
#define DMU_BASE__INST5_SEG3 0
#define DMU_BASE__INST5_SEG4 0
#define DMU_BASE__INST6_SEG0 0
#define DMU_BASE__INST6_SEG1 0
#define DMU_BASE__INST6_SEG2 0
#define DMU_BASE__INST6_SEG3 0
#define DMU_BASE__INST6_SEG4 0
#define DPCS_BASE__INST0_SEG0 0x00000012
#define DPCS_BASE__INST0_SEG1 0x000000C0
#define DPCS_BASE__INST0_SEG2 0x000034C0
#define DPCS_BASE__INST0_SEG3 0x00009000
#define DPCS_BASE__INST0_SEG4 0x02403C00
#define DPCS_BASE__INST1_SEG0 0
#define DPCS_BASE__INST1_SEG1 0
#define DPCS_BASE__INST1_SEG2 0
#define DPCS_BASE__INST1_SEG3 0
#define DPCS_BASE__INST1_SEG4 0
#define DPCS_BASE__INST2_SEG0 0
#define DPCS_BASE__INST2_SEG1 0
#define DPCS_BASE__INST2_SEG2 0
#define DPCS_BASE__INST2_SEG3 0
#define DPCS_BASE__INST2_SEG4 0
#define DPCS_BASE__INST3_SEG0 0
#define DPCS_BASE__INST3_SEG1 0
#define DPCS_BASE__INST3_SEG2 0
#define DPCS_BASE__INST3_SEG3 0
#define DPCS_BASE__INST3_SEG4 0
#define DPCS_BASE__INST4_SEG0 0
#define DPCS_BASE__INST4_SEG1 0
#define DPCS_BASE__INST4_SEG2 0
#define DPCS_BASE__INST4_SEG3 0
#define DPCS_BASE__INST4_SEG4 0
#define DPCS_BASE__INST5_SEG0 0
#define DPCS_BASE__INST5_SEG1 0
#define DPCS_BASE__INST5_SEG2 0
#define DPCS_BASE__INST5_SEG3 0
#define DPCS_BASE__INST5_SEG4 0
#define DPCS_BASE__INST6_SEG0 0
#define DPCS_BASE__INST6_SEG1 0
#define DPCS_BASE__INST6_SEG2 0
#define DPCS_BASE__INST6_SEG3 0
#define DPCS_BASE__INST6_SEG4 0
#define FUSE_BASE__INST0_SEG0 0x00017400
#define FUSE_BASE__INST0_SEG1 0x02401400
#define FUSE_BASE__INST0_SEG2 0
#define FUSE_BASE__INST0_SEG3 0
#define FUSE_BASE__INST0_SEG4 0
#define FUSE_BASE__INST1_SEG0 0
#define FUSE_BASE__INST1_SEG1 0
#define FUSE_BASE__INST1_SEG2 0
#define FUSE_BASE__INST1_SEG3 0
#define FUSE_BASE__INST1_SEG4 0
#define FUSE_BASE__INST2_SEG0 0
#define FUSE_BASE__INST2_SEG1 0
#define FUSE_BASE__INST2_SEG2 0
#define FUSE_BASE__INST2_SEG3 0
#define FUSE_BASE__INST2_SEG4 0
#define FUSE_BASE__INST3_SEG0 0
#define FUSE_BASE__INST3_SEG1 0
#define FUSE_BASE__INST3_SEG2 0
#define FUSE_BASE__INST3_SEG3 0
#define FUSE_BASE__INST3_SEG4 0
#define FUSE_BASE__INST4_SEG0 0
#define FUSE_BASE__INST4_SEG1 0
#define FUSE_BASE__INST4_SEG2 0
#define FUSE_BASE__INST4_SEG3 0
#define FUSE_BASE__INST4_SEG4 0
#define FUSE_BASE__INST5_SEG0 0
#define FUSE_BASE__INST5_SEG1 0
#define FUSE_BASE__INST5_SEG2 0
#define FUSE_BASE__INST5_SEG3 0
#define FUSE_BASE__INST5_SEG4 0
#define FUSE_BASE__INST6_SEG0 0
#define FUSE_BASE__INST6_SEG1 0
#define FUSE_BASE__INST6_SEG2 0
#define FUSE_BASE__INST6_SEG3 0
#define FUSE_BASE__INST6_SEG4 0
#define GC_BASE__INST0_SEG0 0x00001260
#define GC_BASE__INST0_SEG1 0x0000A000
#define GC_BASE__INST0_SEG2 0x02402C00
#define GC_BASE__INST0_SEG3 0
#define GC_BASE__INST0_SEG4 0
#define GC_BASE__INST1_SEG0 0
#define GC_BASE__INST1_SEG1 0
#define GC_BASE__INST1_SEG2 0
#define GC_BASE__INST1_SEG3 0
#define GC_BASE__INST1_SEG4 0
#define GC_BASE__INST2_SEG0 0
#define GC_BASE__INST2_SEG1 0
#define GC_BASE__INST2_SEG2 0
#define GC_BASE__INST2_SEG3 0
#define GC_BASE__INST2_SEG4 0
#define GC_BASE__INST3_SEG0 0
#define GC_BASE__INST3_SEG1 0
#define GC_BASE__INST3_SEG2 0
#define GC_BASE__INST3_SEG3 0
#define GC_BASE__INST3_SEG4 0
#define GC_BASE__INST4_SEG0 0
#define GC_BASE__INST4_SEG1 0
#define GC_BASE__INST4_SEG2 0
#define GC_BASE__INST4_SEG3 0
#define GC_BASE__INST4_SEG4 0
#define GC_BASE__INST5_SEG0 0
#define GC_BASE__INST5_SEG1 0
#define GC_BASE__INST5_SEG2 0
#define GC_BASE__INST5_SEG3 0
#define GC_BASE__INST5_SEG4 0
#define GC_BASE__INST6_SEG0 0
#define GC_BASE__INST6_SEG1 0
#define GC_BASE__INST6_SEG2 0
#define GC_BASE__INST6_SEG3 0
#define GC_BASE__INST6_SEG4 0
#define HDA_BASE__INST0_SEG0 0x004C0000
#define HDA_BASE__INST0_SEG1 0x02404800
#define HDA_BASE__INST0_SEG2 0
#define HDA_BASE__INST0_SEG3 0
#define HDA_BASE__INST0_SEG4 0
#define HDA_BASE__INST1_SEG0 0
#define HDA_BASE__INST1_SEG1 0
#define HDA_BASE__INST1_SEG2 0
#define HDA_BASE__INST1_SEG3 0
#define HDA_BASE__INST1_SEG4 0
#define HDA_BASE__INST2_SEG0 0
#define HDA_BASE__INST2_SEG1 0
#define HDA_BASE__INST2_SEG2 0
#define HDA_BASE__INST2_SEG3 0
#define HDA_BASE__INST2_SEG4 0
#define HDA_BASE__INST3_SEG0 0
#define HDA_BASE__INST3_SEG1 0
#define HDA_BASE__INST3_SEG2 0
#define HDA_BASE__INST3_SEG3 0
#define HDA_BASE__INST3_SEG4 0
#define HDA_BASE__INST4_SEG0 0
#define HDA_BASE__INST4_SEG1 0
#define HDA_BASE__INST4_SEG2 0
#define HDA_BASE__INST4_SEG3 0
#define HDA_BASE__INST4_SEG4 0
#define HDA_BASE__INST5_SEG0 0
#define HDA_BASE__INST5_SEG1 0
#define HDA_BASE__INST5_SEG2 0
#define HDA_BASE__INST5_SEG3 0
#define HDA_BASE__INST5_SEG4 0
#define HDA_BASE__INST6_SEG0 0
#define HDA_BASE__INST6_SEG1 0
#define HDA_BASE__INST6_SEG2 0
#define HDA_BASE__INST6_SEG3 0
#define HDA_BASE__INST6_SEG4 0
#define HDP_BASE__INST0_SEG0 0x00000F20
#define HDP_BASE__INST0_SEG1 0x0240A400
#define HDP_BASE__INST0_SEG2 0
#define HDP_BASE__INST0_SEG3 0
#define HDP_BASE__INST0_SEG4 0
#define HDP_BASE__INST1_SEG0 0
#define HDP_BASE__INST1_SEG1 0
#define HDP_BASE__INST1_SEG2 0
#define HDP_BASE__INST1_SEG3 0
#define HDP_BASE__INST1_SEG4 0
#define HDP_BASE__INST2_SEG0 0
#define HDP_BASE__INST2_SEG1 0
#define HDP_BASE__INST2_SEG2 0
#define HDP_BASE__INST2_SEG3 0
#define HDP_BASE__INST2_SEG4 0
#define HDP_BASE__INST3_SEG0 0
#define HDP_BASE__INST3_SEG1 0
#define HDP_BASE__INST3_SEG2 0
#define HDP_BASE__INST3_SEG3 0
#define HDP_BASE__INST3_SEG4 0
#define HDP_BASE__INST4_SEG0 0
#define HDP_BASE__INST4_SEG1 0
#define HDP_BASE__INST4_SEG2 0
#define HDP_BASE__INST4_SEG3 0
#define HDP_BASE__INST4_SEG4 0
#define HDP_BASE__INST5_SEG0 0
#define HDP_BASE__INST5_SEG1 0
#define HDP_BASE__INST5_SEG2 0
#define HDP_BASE__INST5_SEG3 0
#define HDP_BASE__INST5_SEG4 0
#define HDP_BASE__INST6_SEG0 0
#define HDP_BASE__INST6_SEG1 0
#define HDP_BASE__INST6_SEG2 0
#define HDP_BASE__INST6_SEG3 0
#define HDP_BASE__INST6_SEG4 0
#define MMHUB_BASE__INST0_SEG0 0x0001A000
#define MMHUB_BASE__INST0_SEG1 0x02408800
#define MMHUB_BASE__INST0_SEG2 0
#define MMHUB_BASE__INST0_SEG3 0
#define MMHUB_BASE__INST0_SEG4 0
#define MMHUB_BASE__INST1_SEG0 0
#define MMHUB_BASE__INST1_SEG1 0
#define MMHUB_BASE__INST1_SEG2 0
#define MMHUB_BASE__INST1_SEG3 0
#define MMHUB_BASE__INST1_SEG4 0
#define MMHUB_BASE__INST2_SEG0 0
#define MMHUB_BASE__INST2_SEG1 0
#define MMHUB_BASE__INST2_SEG2 0
#define MMHUB_BASE__INST2_SEG3 0
#define MMHUB_BASE__INST2_SEG4 0
#define MMHUB_BASE__INST3_SEG0 0
#define MMHUB_BASE__INST3_SEG1 0
#define MMHUB_BASE__INST3_SEG2 0
#define MMHUB_BASE__INST3_SEG3 0
#define MMHUB_BASE__INST3_SEG4 0
#define MMHUB_BASE__INST4_SEG0 0
#define MMHUB_BASE__INST4_SEG1 0
#define MMHUB_BASE__INST4_SEG2 0
#define MMHUB_BASE__INST4_SEG3 0
#define MMHUB_BASE__INST4_SEG4 0
#define MMHUB_BASE__INST5_SEG0 0
#define MMHUB_BASE__INST5_SEG1 0
#define MMHUB_BASE__INST5_SEG2 0
#define MMHUB_BASE__INST5_SEG3 0
#define MMHUB_BASE__INST5_SEG4 0
#define MMHUB_BASE__INST6_SEG0 0
#define MMHUB_BASE__INST6_SEG1 0
#define MMHUB_BASE__INST6_SEG2 0
#define MMHUB_BASE__INST6_SEG3 0
#define MMHUB_BASE__INST6_SEG4 0
#define MP0_BASE__INST0_SEG0 0x00016000
#define MP0_BASE__INST0_SEG1 0x00DC0000
#define MP0_BASE__INST0_SEG2 0x00E00000
#define MP0_BASE__INST0_SEG3 0x00E40000
#define MP0_BASE__INST0_SEG4 0x0243FC00
#define MP0_BASE__INST1_SEG0 0
#define MP0_BASE__INST1_SEG1 0
#define MP0_BASE__INST1_SEG2 0
#define MP0_BASE__INST1_SEG3 0
#define MP0_BASE__INST1_SEG4 0
#define MP0_BASE__INST2_SEG0 0
#define MP0_BASE__INST2_SEG1 0
#define MP0_BASE__INST2_SEG2 0
#define MP0_BASE__INST2_SEG3 0
#define MP0_BASE__INST2_SEG4 0
#define MP0_BASE__INST3_SEG0 0
#define MP0_BASE__INST3_SEG1 0
#define MP0_BASE__INST3_SEG2 0
#define MP0_BASE__INST3_SEG3 0
#define MP0_BASE__INST3_SEG4 0
#define MP0_BASE__INST4_SEG0 0
#define MP0_BASE__INST4_SEG1 0
#define MP0_BASE__INST4_SEG2 0
#define MP0_BASE__INST4_SEG3 0
#define MP0_BASE__INST4_SEG4 0
#define MP0_BASE__INST5_SEG0 0
#define MP0_BASE__INST5_SEG1 0
#define MP0_BASE__INST5_SEG2 0
#define MP0_BASE__INST5_SEG3 0
#define MP0_BASE__INST5_SEG4 0
#define MP0_BASE__INST6_SEG0 0
#define MP0_BASE__INST6_SEG1 0
#define MP0_BASE__INST6_SEG2 0
#define MP0_BASE__INST6_SEG3 0
#define MP0_BASE__INST6_SEG4 0
#define MP1_BASE__INST0_SEG0 0x00016000
#define MP1_BASE__INST0_SEG1 0x00DC0000
#define MP1_BASE__INST0_SEG2 0x00E00000
#define MP1_BASE__INST0_SEG3 0x00E40000
#define MP1_BASE__INST0_SEG4 0x0243FC00
#define MP1_BASE__INST1_SEG0 0
#define MP1_BASE__INST1_SEG1 0
#define MP1_BASE__INST1_SEG2 0
#define MP1_BASE__INST1_SEG3 0
#define MP1_BASE__INST1_SEG4 0
#define MP1_BASE__INST2_SEG0 0
#define MP1_BASE__INST2_SEG1 0
#define MP1_BASE__INST2_SEG2 0
#define MP1_BASE__INST2_SEG3 0
#define MP1_BASE__INST2_SEG4 0
#define MP1_BASE__INST3_SEG0 0
#define MP1_BASE__INST3_SEG1 0
#define MP1_BASE__INST3_SEG2 0
#define MP1_BASE__INST3_SEG3 0
#define MP1_BASE__INST3_SEG4 0
#define MP1_BASE__INST4_SEG0 0
#define MP1_BASE__INST4_SEG1 0
#define MP1_BASE__INST4_SEG2 0
#define MP1_BASE__INST4_SEG3 0
#define MP1_BASE__INST4_SEG4 0
#define MP1_BASE__INST5_SEG0 0
#define MP1_BASE__INST5_SEG1 0
#define MP1_BASE__INST5_SEG2 0
#define MP1_BASE__INST5_SEG3 0
#define MP1_BASE__INST5_SEG4 0
#define MP1_BASE__INST6_SEG0 0
#define MP1_BASE__INST6_SEG1 0
#define MP1_BASE__INST6_SEG2 0
#define MP1_BASE__INST6_SEG3 0
#define MP1_BASE__INST6_SEG4 0
#define NBIF0_BASE__INST0_SEG0 0x00000000
#define NBIF0_BASE__INST0_SEG1 0x00000014
#define NBIF0_BASE__INST0_SEG2 0x00000D20
#define NBIF0_BASE__INST0_SEG3 0x00010400
#define NBIF0_BASE__INST0_SEG4 0x0241B000
#define NBIF0_BASE__INST1_SEG0 0
#define NBIF0_BASE__INST1_SEG1 0
#define NBIF0_BASE__INST1_SEG2 0
#define NBIF0_BASE__INST1_SEG3 0
#define NBIF0_BASE__INST1_SEG4 0
#define NBIF0_BASE__INST2_SEG0 0
#define NBIF0_BASE__INST2_SEG1 0
#define NBIF0_BASE__INST2_SEG2 0
#define NBIF0_BASE__INST2_SEG3 0
#define NBIF0_BASE__INST2_SEG4 0
#define NBIF0_BASE__INST3_SEG0 0
#define NBIF0_BASE__INST3_SEG1 0
#define NBIF0_BASE__INST3_SEG2 0
#define NBIF0_BASE__INST3_SEG3 0
#define NBIF0_BASE__INST3_SEG4 0
#define NBIF0_BASE__INST4_SEG0 0
#define NBIF0_BASE__INST4_SEG1 0
#define NBIF0_BASE__INST4_SEG2 0
#define NBIF0_BASE__INST4_SEG3 0
#define NBIF0_BASE__INST4_SEG4 0
#define NBIF0_BASE__INST5_SEG0 0
#define NBIF0_BASE__INST5_SEG1 0
#define NBIF0_BASE__INST5_SEG2 0
#define NBIF0_BASE__INST5_SEG3 0
#define NBIF0_BASE__INST5_SEG4 0
#define NBIF0_BASE__INST6_SEG0 0
#define NBIF0_BASE__INST6_SEG1 0
#define NBIF0_BASE__INST6_SEG2 0
#define NBIF0_BASE__INST6_SEG3 0
#define NBIF0_BASE__INST6_SEG4 0
#define OSSSYS_BASE__INST0_SEG0 0x000010A0
#define OSSSYS_BASE__INST0_SEG1 0x0240A000
#define OSSSYS_BASE__INST0_SEG2 0
#define OSSSYS_BASE__INST0_SEG3 0
#define OSSSYS_BASE__INST0_SEG4 0
#define OSSSYS_BASE__INST1_SEG0 0
#define OSSSYS_BASE__INST1_SEG1 0
#define OSSSYS_BASE__INST1_SEG2 0
#define OSSSYS_BASE__INST1_SEG3 0
#define OSSSYS_BASE__INST1_SEG4 0
#define OSSSYS_BASE__INST2_SEG0 0
#define OSSSYS_BASE__INST2_SEG1 0
#define OSSSYS_BASE__INST2_SEG2 0
#define OSSSYS_BASE__INST2_SEG3 0
#define OSSSYS_BASE__INST2_SEG4 0
#define OSSSYS_BASE__INST3_SEG0 0
#define OSSSYS_BASE__INST3_SEG1 0
#define OSSSYS_BASE__INST3_SEG2 0
#define OSSSYS_BASE__INST3_SEG3 0
#define OSSSYS_BASE__INST3_SEG4 0
#define OSSSYS_BASE__INST4_SEG0 0
#define OSSSYS_BASE__INST4_SEG1 0
#define OSSSYS_BASE__INST4_SEG2 0
#define OSSSYS_BASE__INST4_SEG3 0
#define OSSSYS_BASE__INST4_SEG4 0
#define OSSSYS_BASE__INST5_SEG0 0
#define OSSSYS_BASE__INST5_SEG1 0
#define OSSSYS_BASE__INST5_SEG2 0
#define OSSSYS_BASE__INST5_SEG3 0
#define OSSSYS_BASE__INST5_SEG4 0
#define OSSSYS_BASE__INST6_SEG0 0
#define OSSSYS_BASE__INST6_SEG1 0
#define OSSSYS_BASE__INST6_SEG2 0
#define OSSSYS_BASE__INST6_SEG3 0
#define OSSSYS_BASE__INST6_SEG4 0
#define PCIE0_BASE__INST0_SEG0 0x00000000
#define PCIE0_BASE__INST0_SEG1 0x00000014
#define PCIE0_BASE__INST0_SEG2 0x00000D20
#define PCIE0_BASE__INST0_SEG3 0x00010400
#define PCIE0_BASE__INST0_SEG4 0x0241B000
#define PCIE0_BASE__INST1_SEG0 0
#define PCIE0_BASE__INST1_SEG1 0
#define PCIE0_BASE__INST1_SEG2 0
#define PCIE0_BASE__INST1_SEG3 0
#define PCIE0_BASE__INST1_SEG4 0
#define PCIE0_BASE__INST2_SEG0 0
#define PCIE0_BASE__INST2_SEG1 0
#define PCIE0_BASE__INST2_SEG2 0
#define PCIE0_BASE__INST2_SEG3 0
#define PCIE0_BASE__INST2_SEG4 0
#define PCIE0_BASE__INST3_SEG0 0
#define PCIE0_BASE__INST3_SEG1 0
#define PCIE0_BASE__INST3_SEG2 0
#define PCIE0_BASE__INST3_SEG3 0
#define PCIE0_BASE__INST3_SEG4 0
#define PCIE0_BASE__INST4_SEG0 0
#define PCIE0_BASE__INST4_SEG1 0
#define PCIE0_BASE__INST4_SEG2 0
#define PCIE0_BASE__INST4_SEG3 0
#define PCIE0_BASE__INST4_SEG4 0
#define PCIE0_BASE__INST5_SEG0 0
#define PCIE0_BASE__INST5_SEG1 0
#define PCIE0_BASE__INST5_SEG2 0
#define PCIE0_BASE__INST5_SEG3 0
#define PCIE0_BASE__INST5_SEG4 0
#define PCIE0_BASE__INST6_SEG0 0
#define PCIE0_BASE__INST6_SEG1 0
#define PCIE0_BASE__INST6_SEG2 0
#define PCIE0_BASE__INST6_SEG3 0
#define PCIE0_BASE__INST6_SEG4 0
#define SDMA_BASE__INST0_SEG0 0x00001260
#define SDMA_BASE__INST0_SEG1 0x0000A000
#define SDMA_BASE__INST0_SEG2 0x02402C00
#define SDMA_BASE__INST0_SEG3 0
#define SDMA_BASE__INST0_SEG4 0
#define SDMA_BASE__INST1_SEG0 0x00001260
#define SDMA_BASE__INST1_SEG1 0x0000A000
#define SDMA_BASE__INST1_SEG2 0x02402C00
#define SDMA_BASE__INST1_SEG3 0
#define SDMA_BASE__INST1_SEG4 0
#define SDMA_BASE__INST2_SEG0 0
#define SDMA_BASE__INST2_SEG1 0
#define SDMA_BASE__INST2_SEG2 0
#define SDMA_BASE__INST2_SEG3 0
#define SDMA_BASE__INST2_SEG4 0
#define SDMA_BASE__INST3_SEG0 0
#define SDMA_BASE__INST3_SEG1 0
#define SDMA_BASE__INST3_SEG2 0
#define SDMA_BASE__INST3_SEG3 0
#define SDMA_BASE__INST3_SEG4 0
#define SDMA_BASE__INST4_SEG0 0
#define SDMA_BASE__INST4_SEG1 0
#define SDMA_BASE__INST4_SEG2 0
#define SDMA_BASE__INST4_SEG3 0
#define SDMA_BASE__INST4_SEG4 0
#define SDMA_BASE__INST5_SEG0 0
#define SDMA_BASE__INST5_SEG1 0
#define SDMA_BASE__INST5_SEG2 0
#define SDMA_BASE__INST5_SEG3 0
#define SDMA_BASE__INST5_SEG4 0
#define SDMA_BASE__INST6_SEG0 0
#define SDMA_BASE__INST6_SEG1 0
#define SDMA_BASE__INST6_SEG2 0
#define SDMA_BASE__INST6_SEG3 0
#define SDMA_BASE__INST6_SEG4 0
#define SMUIO_BASE__INST0_SEG0 0x00016800
#define SMUIO_BASE__INST0_SEG1 0x00016A00
#define SMUIO_BASE__INST0_SEG2 0x00440000
#define SMUIO_BASE__INST0_SEG3 0x02401000
#define SMUIO_BASE__INST0_SEG4 0
#define SMUIO_BASE__INST1_SEG0 0
#define SMUIO_BASE__INST1_SEG1 0
#define SMUIO_BASE__INST1_SEG2 0
#define SMUIO_BASE__INST1_SEG3 0
#define SMUIO_BASE__INST1_SEG4 0
#define SMUIO_BASE__INST2_SEG0 0
#define SMUIO_BASE__INST2_SEG1 0
#define SMUIO_BASE__INST2_SEG2 0
#define SMUIO_BASE__INST2_SEG3 0
#define SMUIO_BASE__INST2_SEG4 0
#define SMUIO_BASE__INST3_SEG0 0
#define SMUIO_BASE__INST3_SEG1 0
#define SMUIO_BASE__INST3_SEG2 0
#define SMUIO_BASE__INST3_SEG3 0
#define SMUIO_BASE__INST3_SEG4 0
#define SMUIO_BASE__INST4_SEG0 0
#define SMUIO_BASE__INST4_SEG1 0
#define SMUIO_BASE__INST4_SEG2 0
#define SMUIO_BASE__INST4_SEG3 0
#define SMUIO_BASE__INST4_SEG4 0
#define SMUIO_BASE__INST5_SEG0 0
#define SMUIO_BASE__INST5_SEG1 0
#define SMUIO_BASE__INST5_SEG2 0
#define SMUIO_BASE__INST5_SEG3 0
#define SMUIO_BASE__INST5_SEG4 0
#define SMUIO_BASE__INST6_SEG0 0
#define SMUIO_BASE__INST6_SEG1 0
#define SMUIO_BASE__INST6_SEG2 0
#define SMUIO_BASE__INST6_SEG3 0
#define SMUIO_BASE__INST6_SEG4 0
#define THM_BASE__INST0_SEG0 0x00016600
#define THM_BASE__INST0_SEG1 0x02400C00
#define THM_BASE__INST0_SEG2 0
#define THM_BASE__INST0_SEG3 0
#define THM_BASE__INST0_SEG4 0
#define THM_BASE__INST1_SEG0 0
#define THM_BASE__INST1_SEG1 0
#define THM_BASE__INST1_SEG2 0
#define THM_BASE__INST1_SEG3 0
#define THM_BASE__INST1_SEG4 0
#define THM_BASE__INST2_SEG0 0
#define THM_BASE__INST2_SEG1 0
#define THM_BASE__INST2_SEG2 0
#define THM_BASE__INST2_SEG3 0
#define THM_BASE__INST2_SEG4 0
#define THM_BASE__INST3_SEG0 0
#define THM_BASE__INST3_SEG1 0
#define THM_BASE__INST3_SEG2 0
#define THM_BASE__INST3_SEG3 0
#define THM_BASE__INST3_SEG4 0
#define THM_BASE__INST4_SEG0 0
#define THM_BASE__INST4_SEG1 0
#define THM_BASE__INST4_SEG2 0
#define THM_BASE__INST4_SEG3 0
#define THM_BASE__INST4_SEG4 0
#define THM_BASE__INST5_SEG0 0
#define THM_BASE__INST5_SEG1 0
#define THM_BASE__INST5_SEG2 0
#define THM_BASE__INST5_SEG3 0
#define THM_BASE__INST5_SEG4 0
#define THM_BASE__INST6_SEG0 0
#define THM_BASE__INST6_SEG1 0
#define THM_BASE__INST6_SEG2 0
#define THM_BASE__INST6_SEG3 0
#define THM_BASE__INST6_SEG4 0
#define UMC_BASE__INST0_SEG0 0x00014000
#define UMC_BASE__INST0_SEG1 0x02425800
#define UMC_BASE__INST0_SEG2 0
#define UMC_BASE__INST0_SEG3 0
#define UMC_BASE__INST0_SEG4 0
#define UMC_BASE__INST1_SEG0 0x00054000
#define UMC_BASE__INST1_SEG1 0x02425C00
#define UMC_BASE__INST1_SEG2 0
#define UMC_BASE__INST1_SEG3 0
#define UMC_BASE__INST1_SEG4 0
#define UMC_BASE__INST2_SEG0 0x00094000
#define UMC_BASE__INST2_SEG1 0x02426000
#define UMC_BASE__INST2_SEG2 0
#define UMC_BASE__INST2_SEG3 0
#define UMC_BASE__INST2_SEG4 0
#define UMC_BASE__INST3_SEG0 0x000D4000
#define UMC_BASE__INST3_SEG1 0x02426400
#define UMC_BASE__INST3_SEG2 0
#define UMC_BASE__INST3_SEG3 0
#define UMC_BASE__INST3_SEG4 0
#define UMC_BASE__INST4_SEG0 0
#define UMC_BASE__INST4_SEG1 0
#define UMC_BASE__INST4_SEG2 0
#define UMC_BASE__INST4_SEG3 0
#define UMC_BASE__INST4_SEG4 0
#define UMC_BASE__INST5_SEG0 0
#define UMC_BASE__INST5_SEG1 0
#define UMC_BASE__INST5_SEG2 0
#define UMC_BASE__INST5_SEG3 0
#define UMC_BASE__INST5_SEG4 0
#define UMC_BASE__INST6_SEG0 0
#define UMC_BASE__INST6_SEG1 0
#define UMC_BASE__INST6_SEG2 0
#define UMC_BASE__INST6_SEG3 0
#define UMC_BASE__INST6_SEG4 0
#define USB0_BASE__INST0_SEG0 0x0242A800
#define USB0_BASE__INST0_SEG1 0x05B00000
#define USB0_BASE__INST0_SEG2 0
#define USB0_BASE__INST0_SEG3 0
#define USB0_BASE__INST0_SEG4 0
#define USB0_BASE__INST1_SEG0 0
#define USB0_BASE__INST1_SEG1 0
#define USB0_BASE__INST1_SEG2 0
#define USB0_BASE__INST1_SEG3 0
#define USB0_BASE__INST1_SEG4 0
#define USB0_BASE__INST2_SEG0 0
#define USB0_BASE__INST2_SEG1 0
#define USB0_BASE__INST2_SEG2 0
#define USB0_BASE__INST2_SEG3 0
#define USB0_BASE__INST2_SEG4 0
#define USB0_BASE__INST3_SEG0 0
#define USB0_BASE__INST3_SEG1 0
#define USB0_BASE__INST3_SEG2 0
#define USB0_BASE__INST3_SEG3 0
#define USB0_BASE__INST3_SEG4 0
#define USB0_BASE__INST4_SEG0 0
#define USB0_BASE__INST4_SEG1 0
#define USB0_BASE__INST4_SEG2 0
#define USB0_BASE__INST4_SEG3 0
#define USB0_BASE__INST4_SEG4 0
#define USB0_BASE__INST5_SEG0 0
#define USB0_BASE__INST5_SEG1 0
#define USB0_BASE__INST5_SEG2 0
#define USB0_BASE__INST5_SEG3 0
#define USB0_BASE__INST5_SEG4 0
#define USB0_BASE__INST6_SEG0 0
#define USB0_BASE__INST6_SEG1 0
#define USB0_BASE__INST6_SEG2 0
#define USB0_BASE__INST6_SEG3 0
#define USB0_BASE__INST6_SEG4 0
#define UVD0_BASE__INST0_SEG0 0x00007800
#define UVD0_BASE__INST0_SEG1 0x00007E00
#define UVD0_BASE__INST0_SEG2 0x02403000
#define UVD0_BASE__INST0_SEG3 0
#define UVD0_BASE__INST0_SEG4 0
#define UVD0_BASE__INST1_SEG0 0
#define UVD0_BASE__INST1_SEG1 0
#define UVD0_BASE__INST1_SEG2 0
#define UVD0_BASE__INST1_SEG3 0
#define UVD0_BASE__INST1_SEG4 0
#define UVD0_BASE__INST2_SEG0 0
#define UVD0_BASE__INST2_SEG1 0
#define UVD0_BASE__INST2_SEG2 0
#define UVD0_BASE__INST2_SEG3 0
#define UVD0_BASE__INST2_SEG4 0
#define UVD0_BASE__INST3_SEG0 0
#define UVD0_BASE__INST3_SEG1 0
#define UVD0_BASE__INST3_SEG2 0
#define UVD0_BASE__INST3_SEG3 0
#define UVD0_BASE__INST3_SEG4 0
#define UVD0_BASE__INST4_SEG0 0
#define UVD0_BASE__INST4_SEG1 0
#define UVD0_BASE__INST4_SEG2 0
#define UVD0_BASE__INST4_SEG3 0
#define UVD0_BASE__INST4_SEG4 0
#define UVD0_BASE__INST5_SEG0 0
#define UVD0_BASE__INST5_SEG1 0
#define UVD0_BASE__INST5_SEG2 0
#define UVD0_BASE__INST5_SEG3 0
#define UVD0_BASE__INST5_SEG4 0
#define UVD0_BASE__INST6_SEG0 0
#define UVD0_BASE__INST6_SEG1 0
#define UVD0_BASE__INST6_SEG2 0
#define UVD0_BASE__INST6_SEG3 0
#define UVD0_BASE__INST6_SEG4 0
#endif
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7