Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
aa25be38
Commit
aa25be38
authored
Aug 08, 2004
by
Deepak Saxena
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[ARM] Add IXP2000 support to arch/arm/kernel
Signed-off-by:
Deepak Saxena
<
dsaxena@plexity.net
>
parent
dbfa9ae5
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
87 additions
and
0 deletions
+87
-0
arch/arm/kernel/debug.S
arch/arm/kernel/debug.S
+30
-0
arch/arm/kernel/entry-armv.S
arch/arm/kernel/entry-armv.S
+57
-0
No files found.
arch/arm/kernel/debug.S
View file @
aa25be38
...
@@ -464,6 +464,36 @@
...
@@ -464,6 +464,36 @@
.
macro
busyuart
,
rd
,
rx
.
macro
busyuart
,
rd
,
rx
.
endm
.
endm
#elif defined(CONFIG_ARCH_IXP2000)
.
macro
addruart
,
rx
mrc
p15
,
0
,
\
rx
,
c1
,
c0
tst
\
rx
,
#
1
@
MMU
enabled
?
moveq
\
rx
,
#
0xc0000000
@
Physical
base
movne
\
rx
,
#
0xfe000000
@
virtual
base
orrne
\
rx
,
\
rx
,
#
0x00f00000
orr
\
rx
,
\
rx
,
#
0x00030000
#ifdef __ARMEB__
orr
\
rx
,
\
rx
,
#
0x00000003
#endif
.
endm
.
macro
senduart
,
rd
,
rx
strb
\
rd
,
[
\
rx
]
.
endm
.
macro
busyuart
,
rd
,
rx
1002
:
ldrb
\
rd
,
[
\
rx
,
#
0x14
]
tst
\
rd
,
#
0x20
beq
1002
b
.
endm
.
macro
waituart
,
rd
,
rx
nop
nop
nop
.
endm
#elif defined(CONFIG_ARCH_OMAP)
#elif defined(CONFIG_ARCH_OMAP)
.
macro
addruart
,
rx
.
macro
addruart
,
rx
...
...
arch/arm/kernel/entry-armv.S
View file @
aa25be38
...
@@ -645,6 +645,60 @@ ENTRY(soft_irq_mask)
...
@@ -645,6 +645,60 @@ ENTRY(soft_irq_mask)
.
macro
irq_prio_table
.
macro
irq_prio_table
.
endm
.
endm
#elif defined(CONFIG_ARCH_IXP2000)
.
macro
disable_fiq
.
endm
.
macro
get_irqnr_and_base
,
irqnr
,
irqstat
,
base
,
tmp
mov
\
irqnr
,
#
0x0
@
clear
out
irqnr
as
default
mov
\
base
,
#
0xfe000000
orr
\
base
,
\
base
,
#
0x00ff0000
orr
\
base
,
\
base
,
#
0x0000a000
orr
\
base
,
\
base
,
#
0x08
ldr
\
irqstat
,
[
\
base
]
@
get
interrupts
mov
\
tmp
,
#
IXP2000_VALID_IRQ_MASK
&
0xff000000
orr
\
tmp
,
\
tmp
,
#
IXP2000_VALID_IRQ_MASK
&
0x00ff0000
orr
\
tmp
,
\
tmp
,
#
IXP2000_VALID_IRQ_MASK
&
0x0000ff00
orr
\
tmp
,
\
tmp
,
#
IXP2000_VALID_IRQ_MASK
&
0x000000ff
and
\
irqstat
,
\
irqstat
,
\
tmp
cmp
\
irqstat
,
#
0
beq
1001
f
clz
\
irqnr
,
\
irqstat
mov
\
base
,
#
31
subs
\
irqnr
,
\
base
,
\
irqnr
/
*
*
We
handle
PCIA
and
PCIB
here
so
we
don
't have an
*
extra
layer
of
code
just
to
check
these
two
bits
.
*/
cmp
\
irqnr
,
#
IRQ_IXP2000_PCI
bne
1001
f
mov
\
base
,
#
0xfe000000
orr
\
base
,
\
base
,
#
0x00fd0000
orr
\
base
,
\
base
,
#
0x0000e100
orr
\
base
,
\
base
,
#
0x00000058
ldr
\
irqstat
,
[
\
base
]
mov
\
tmp
,
#(
1
<<
26
)
tst
\
irqstat
,
\
tmp
movne
\
irqnr
,
#
IRQ_IXP2000_PCIA
bne
1001
f
mov
\
tmp
,
#(
1
<<
27
)
tst
\
irqstat
,
\
tmp
movne
\
irqnr
,
#
IRQ_IXP2000_PCIB
1001
:
.
endm
.
macro
irq_prio_table
.
endm
#elif defined (CONFIG_ARCH_IXP4XX)
#elif defined (CONFIG_ARCH_IXP4XX)
.
macro
disable_fiq
.
macro
disable_fiq
...
@@ -1520,6 +1574,9 @@ ENTRY(__trap_init)
...
@@ -1520,6 +1574,9 @@ ENTRY(__trap_init)
str
r3
,
[
r2
],
#
4
str
r3
,
[
r2
],
#
4
cmp
r0
,
r1
cmp
r0
,
r1
blt
1
b
blt
1
b
#ifdef CONFIG_BDI2000_XSCALE
bkpt
1
#endif
LOADREGS
(
fd
,
sp
!,
{
r4
-
r6
,
pc
})
LOADREGS
(
fd
,
sp
!,
{
r4
-
r6
,
pc
})
.
data
.
data
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment