Commit e2acecf2 authored by Takashi Iwai's avatar Takashi Iwai

ALSA: x86: Handle reset at prepare callback

Currently the driver handles some reset procedure at the trigger STOP
and the underrun functions, where both are executed in the interrupt
context.  Especially the underrun function has a sync-loop to clear
the UNDERRUN status bit, and this is supposed to be one of plausible
causes of GPU hangup.

Since the job to be done in the interrupt handler should be minimum,
we move the reset function out of trigger and underrun, and push it
into the prepare (and hw_free) callbacks instead.  Here a new flag,
need_reset, is introduced to indicate the requirement of the reset
procedure.  This is for avoiding the multiple resets when PCM prepare
is called sequentially.

Also in the UNDERRUN bit-clear sync loop, take a longer pause to be in
the safer side.  Taking a longer delay is no longer a problem now
because we're running in the normal context.
Signed-off-by: default avatarTakashi Iwai <tiwai@suse.de>
parent 3fe2cf7e
...@@ -29,6 +29,7 @@ ...@@ -29,6 +29,7 @@
#include <linux/interrupt.h> #include <linux/interrupt.h>
#include <linux/pm_runtime.h> #include <linux/pm_runtime.h>
#include <linux/dma-mapping.h> #include <linux/dma-mapping.h>
#include <linux/delay.h>
#include <asm/cacheflush.h> #include <asm/cacheflush.h>
#include <sound/core.h> #include <sound/core.h>
#include <sound/asoundef.h> #include <sound/asoundef.h>
...@@ -976,8 +977,6 @@ static void had_process_buffer_done(struct snd_intelhad *intelhaddata) ...@@ -976,8 +977,6 @@ static void had_process_buffer_done(struct snd_intelhad *intelhaddata)
had_substream_put(intelhaddata); had_substream_put(intelhaddata);
} }
#define MAX_CNT 0xFF
/* /*
* The interrupt status 'sticky' bits might not be cleared by * The interrupt status 'sticky' bits might not be cleared by
* setting '1' to that bit once... * setting '1' to that bit once...
...@@ -987,31 +986,37 @@ static void wait_clear_underrun_bit(struct snd_intelhad *intelhaddata) ...@@ -987,31 +986,37 @@ static void wait_clear_underrun_bit(struct snd_intelhad *intelhaddata)
int i; int i;
u32 val; u32 val;
for (i = 0; i < MAX_CNT; i++) { for (i = 0; i < 100; i++) {
/* clear bit30, 31 AUD_HDMI_STATUS */ /* clear bit30, 31 AUD_HDMI_STATUS */
had_read_register(intelhaddata, AUD_HDMI_STATUS, &val); had_read_register(intelhaddata, AUD_HDMI_STATUS, &val);
if (!(val & AUD_HDMI_STATUS_MASK_UNDERRUN)) if (!(val & AUD_HDMI_STATUS_MASK_UNDERRUN))
return; return;
udelay(100);
cond_resched();
had_write_register(intelhaddata, AUD_HDMI_STATUS, val); had_write_register(intelhaddata, AUD_HDMI_STATUS, val);
} }
dev_err(intelhaddata->dev, "Unable to clear UNDERRUN bits\n"); dev_err(intelhaddata->dev, "Unable to clear UNDERRUN bits\n");
} }
/* called from irq handler */ /* Perform some reset procedure but only when need_reset is set;
static void had_process_buffer_underrun(struct snd_intelhad *intelhaddata) * this is called from prepare or hw_free callbacks once after trigger STOP
* or underrun has been processed in order to settle down the h/w state.
*/
static void had_do_reset(struct snd_intelhad *intelhaddata)
{ {
struct snd_pcm_substream *substream; if (!intelhaddata->need_reset)
return;
/* Handle Underrun interrupt within Audio Unit */
had_write_register(intelhaddata, AUD_CONFIG, 0);
intelhaddata->aud_config.regval = 0;
/* Reset buffer pointers */ /* Reset buffer pointers */
had_reset_audio(intelhaddata); had_reset_audio(intelhaddata);
wait_clear_underrun_bit(intelhaddata); wait_clear_underrun_bit(intelhaddata);
intelhaddata->need_reset = false;
}
if (!intelhaddata->connected) /* called from irq handler */
return; /* disconnected? - bail out */ static void had_process_buffer_underrun(struct snd_intelhad *intelhaddata)
{
struct snd_pcm_substream *substream;
/* Report UNDERRUN error to above layers */ /* Report UNDERRUN error to above layers */
substream = had_substream_get(intelhaddata); substream = had_substream_get(intelhaddata);
...@@ -1019,6 +1024,7 @@ static void had_process_buffer_underrun(struct snd_intelhad *intelhaddata) ...@@ -1019,6 +1024,7 @@ static void had_process_buffer_underrun(struct snd_intelhad *intelhaddata)
snd_pcm_stop_xrun(substream); snd_pcm_stop_xrun(substream);
had_substream_put(intelhaddata); had_substream_put(intelhaddata);
} }
intelhaddata->need_reset = true;
} }
/* /*
...@@ -1134,9 +1140,13 @@ static int had_pcm_hw_params(struct snd_pcm_substream *substream, ...@@ -1134,9 +1140,13 @@ static int had_pcm_hw_params(struct snd_pcm_substream *substream,
*/ */
static int had_pcm_hw_free(struct snd_pcm_substream *substream) static int had_pcm_hw_free(struct snd_pcm_substream *substream)
{ {
struct snd_intelhad *intelhaddata;
unsigned long addr; unsigned long addr;
u32 pages; u32 pages;
intelhaddata = snd_pcm_substream_chip(substream);
had_do_reset(intelhaddata);
/* mark back the pages as cached/writeback region before the free */ /* mark back the pages as cached/writeback region before the free */
if (substream->runtime->dma_area != NULL) { if (substream->runtime->dma_area != NULL) {
addr = (unsigned long) substream->runtime->dma_area; addr = (unsigned long) substream->runtime->dma_area;
...@@ -1188,8 +1198,7 @@ static int had_pcm_trigger(struct snd_pcm_substream *substream, int cmd) ...@@ -1188,8 +1198,7 @@ static int had_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
spin_unlock(&intelhaddata->had_spinlock); spin_unlock(&intelhaddata->had_spinlock);
/* Disable Audio */ /* Disable Audio */
had_enable_audio(intelhaddata, false); had_enable_audio(intelhaddata, false);
/* Reset buffer pointers */ intelhaddata->need_reset = true;
had_reset_audio(intelhaddata);
break; break;
default: default:
...@@ -1227,6 +1236,8 @@ static int had_pcm_prepare(struct snd_pcm_substream *substream) ...@@ -1227,6 +1236,8 @@ static int had_pcm_prepare(struct snd_pcm_substream *substream)
dev_dbg(intelhaddata->dev, "rate=%d\n", runtime->rate); dev_dbg(intelhaddata->dev, "rate=%d\n", runtime->rate);
dev_dbg(intelhaddata->dev, "channels=%d\n", runtime->channels); dev_dbg(intelhaddata->dev, "channels=%d\n", runtime->channels);
had_do_reset(intelhaddata);
/* Get N value in KHz */ /* Get N value in KHz */
disp_samp_freq = intelhaddata->tmds_clock_speed; disp_samp_freq = intelhaddata->tmds_clock_speed;
......
...@@ -130,6 +130,7 @@ struct snd_intelhad { ...@@ -130,6 +130,7 @@ struct snd_intelhad {
union aud_cfg aud_config; /* AUD_CONFIG reg value cache */ union aud_cfg aud_config; /* AUD_CONFIG reg value cache */
struct work_struct hdmi_audio_wq; struct work_struct hdmi_audio_wq;
struct mutex mutex; /* for protecting chmap and eld */ struct mutex mutex; /* for protecting chmap and eld */
bool need_reset;
}; };
#endif /* _INTEL_HDMI_AUDIO_ */ #endif /* _INTEL_HDMI_AUDIO_ */
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment