Commit f8cca798 authored by Paul Mackerras's avatar Paul Mackerras

PPC32: Define a suitable value for PAGE_KERNEL_NOCACHE

parent 14a85180
...@@ -300,6 +300,7 @@ extern unsigned long ioremap_bot, ioremap_base; ...@@ -300,6 +300,7 @@ extern unsigned long ioremap_bot, ioremap_base;
#define PAGE_COPY_X __pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC) #define PAGE_COPY_X __pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC)
#define PAGE_KERNEL __pgprot(_PAGE_RAM) #define PAGE_KERNEL __pgprot(_PAGE_RAM)
#define PAGE_KERNEL_NOCACHE __pgprot(_PAGE_IO)
/* /*
* The PowerPC can only do execute protection on a segment (256MB) basis, * The PowerPC can only do execute protection on a segment (256MB) basis,
...@@ -515,7 +516,7 @@ extern void paging_init(void); ...@@ -515,7 +516,7 @@ extern void paging_init(void);
/* /*
* When flushing the tlb entry for a page, we also need to flush the hash * When flushing the tlb entry for a page, we also need to flush the hash
* table entry. flush_hash_page is assembler (for speed) in hashtable.S. * table entry. flush_hash_pages is assembler (for speed) in hashtable.S.
*/ */
extern int flush_hash_pages(unsigned context, unsigned long va, extern int flush_hash_pages(unsigned context, unsigned long va,
unsigned long pmdval, int count); unsigned long pmdval, int count);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment