Commit 1f34d644 authored by Bjorn Andersson's avatar Bjorn Andersson Committed by Andy Gross

arm64: dts: qcom: Specify dload address for msm8916 and msm8996

On msm8916 and msm8996 boards a secure io-write is used to write the
magic for selecting "download mode", specify this address in the
DeviceTree.

Note that qcom_scm.download_mode=1 must be specified on the kernel
command line for the kernel to attempt selecting download mode.
Signed-off-by: default avatarBjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: default avatarAndy Gross <andy.gross@linaro.org>
parent 82fa2878
...@@ -257,6 +257,8 @@ scm: scm { ...@@ -257,6 +257,8 @@ scm: scm {
clocks = <&gcc GCC_CRYPTO_CLK>, <&gcc GCC_CRYPTO_AXI_CLK>, <&gcc GCC_CRYPTO_AHB_CLK>; clocks = <&gcc GCC_CRYPTO_CLK>, <&gcc GCC_CRYPTO_AXI_CLK>, <&gcc GCC_CRYPTO_AHB_CLK>;
clock-names = "core", "bus", "iface"; clock-names = "core", "bus", "iface";
#reset-cells = <1>; #reset-cells = <1>;
qcom,dload-mode = <&tcsr 0x6100>;
}; };
}; };
......
...@@ -261,6 +261,8 @@ psci { ...@@ -261,6 +261,8 @@ psci {
firmware { firmware {
scm { scm {
compatible = "qcom,scm-msm8996"; compatible = "qcom,scm-msm8996";
qcom,dload-mode = <&tcsr 0x13000>;
}; };
}; };
...@@ -358,6 +360,11 @@ tcsr_mutex_regs: syscon@740000 { ...@@ -358,6 +360,11 @@ tcsr_mutex_regs: syscon@740000 {
reg = <0x740000 0x20000>; reg = <0x740000 0x20000>;
}; };
tcsr: syscon@7a0000 {
compatible = "qcom,tcsr-msm8996", "syscon";
reg = <0x7a0000 0x18000>;
};
intc: interrupt-controller@9bc0000 { intc: interrupt-controller@9bc0000 {
compatible = "arm,gic-v3"; compatible = "arm,gic-v3";
#interrupt-cells = <3>; #interrupt-cells = <3>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment