Commit 3d4fe182 authored by Leilk Liu's avatar Leilk Liu Committed by Mark Brown

spi: Mediatek: Document devicetree bindings update for spi bus

This patch updates spi bindings, fixs clock usage description.
Signed-off-by: default avatarLeilk Liu <leilk.liu@mediatek.com>
Signed-off-by: default avatarMark Brown <broonie@kernel.org>
parent adcbcfea
...@@ -15,17 +15,18 @@ Required properties: ...@@ -15,17 +15,18 @@ Required properties:
- interrupts: Should contain spi interrupt - interrupts: Should contain spi interrupt
- clocks: phandles to input clocks. - clocks: phandles to input clocks.
The first should be <&topckgen CLK_TOP_SPI_SEL>. The first should be one of the following. It's PLL.
The second should be one of the following.
- <&clk26m>: specify parent clock 26MHZ. - <&clk26m>: specify parent clock 26MHZ.
- <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ. - <&topckgen CLK_TOP_SYSPLL3_D2>: specify parent clock 109MHZ.
It's the default one. It's the default one.
- <&topckgen CLK_TOP_SYSPLL4_D2>: specify parent clock 78MHZ. - <&topckgen CLK_TOP_SYSPLL4_D2>: specify parent clock 78MHZ.
- <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ. - <&topckgen CLK_TOP_UNIVPLL2_D4>: specify parent clock 104MHZ.
- <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ. - <&topckgen CLK_TOP_UNIVPLL1_D8>: specify parent clock 78MHZ.
The second should be <&topckgen CLK_TOP_SPI_SEL>. It's clock mux.
The third is <&pericfg CLK_PERI_SPI0>. It's clock gate.
- clock-names: shall be "spi-clk" for the controller clock, and - clock-names: shall be "parent-clk" for the parent clock, "sel-clk" for the
"parent-clk" for the parent clock. muxes clock, and "spi-clk" for the clock gate.
Optional properties: Optional properties:
- mediatek,pad-select: specify which pins group(ck/mi/mo/cs) spi - mediatek,pad-select: specify which pins group(ck/mi/mo/cs) spi
...@@ -44,8 +45,11 @@ spi: spi@1100a000 { ...@@ -44,8 +45,11 @@ spi: spi@1100a000 {
#size-cells = <0>; #size-cells = <0>;
reg = <0 0x1100a000 0 0x1000>; reg = <0 0x1100a000 0 0x1000>;
interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>; interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
clocks = <&topckgen CLK_TOP_SPI_SEL>, <&topckgen CLK_TOP_SYSPLL3_D2>; clocks = <&topckgen CLK_TOP_SYSPLL3_D2>,
clock-names = "spi-clk", "parent-clk"; <&topckgen CLK_TOP_SPI_SEL>,
<&pericfg CLK_PERI_SPI0>;
clock-names = "parent-clk", "sel-clk", "spi-clk";
mediatek,pad-select = <0>; mediatek,pad-select = <0>;
status = "disabled"; status = "disabled";
}; };
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment