Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
nexedi
linux
Commits
a8b005fd
Commit
a8b005fd
authored
Mar 11, 2016
by
Ben Skeggs
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
drm/nouveau/fifo/gk104: add sec plumbing
Signed-off-by:
Ben Skeggs
<
bskeggs@redhat.com
>
parent
608fd040
Changes
2
Show whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
3 additions
and
0 deletions
+3
-0
drivers/gpu/drm/nouveau/include/nvif/cla06f.h
drivers/gpu/drm/nouveau/include/nvif/cla06f.h
+1
-0
drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifogk104.c
drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifogk104.c
+2
-0
No files found.
drivers/gpu/drm/nouveau/include/nvif/cla06f.h
View file @
a8b005fd
...
...
@@ -7,6 +7,7 @@ struct kepler_channel_gpfifo_a_v0 {
__u16
chid
;
#define NVA06F_V0_ENGINE_SW 0x00000001
#define NVA06F_V0_ENGINE_GR 0x00000002
#define NVA06F_V0_ENGINE_SEC 0x00000004
#define NVA06F_V0_ENGINE_MSVLD 0x00000010
#define NVA06F_V0_ENGINE_MSPDEC 0x00000020
#define NVA06F_V0_ENGINE_MSPPP 0x00000040
...
...
drivers/gpu/drm/nouveau/nvkm/engine/fifo/gpfifogk104.c
View file @
a8b005fd
...
...
@@ -63,6 +63,7 @@ gk104_fifo_gpfifo_engine_addr(struct nvkm_engine *engine)
case
NVKM_ENGINE_CE1
:
case
NVKM_ENGINE_CE2
:
return
0x0000
;
case
NVKM_ENGINE_GR
:
return
0x0210
;
case
NVKM_ENGINE_SEC
:
return
0x0220
;
case
NVKM_ENGINE_MSPDEC
:
return
0x0250
;
case
NVKM_ENGINE_MSPPP
:
return
0x0260
;
case
NVKM_ENGINE_MSVLD
:
return
0x0270
;
...
...
@@ -340,6 +341,7 @@ gk104_fifo_gpfifo[] = {
{
NVA06F_V0_ENGINE_SW
|
NVA06F_V0_ENGINE_GR
,
BIT_ULL
(
NVKM_ENGINE_SW
)
|
BIT_ULL
(
NVKM_ENGINE_GR
)
},
{
NVA06F_V0_ENGINE_SEC
,
BIT_ULL
(
NVKM_ENGINE_SEC
)
},
{
NVA06F_V0_ENGINE_MSVLD
,
BIT_ULL
(
NVKM_ENGINE_MSVLD
)
},
{
NVA06F_V0_ENGINE_MSPDEC
,
BIT_ULL
(
NVKM_ENGINE_MSPDEC
)
},
{
NVA06F_V0_ENGINE_MSPPP
,
BIT_ULL
(
NVKM_ENGINE_MSPPP
)
},
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment