proc-arm1020e.S 11.7 KB
Newer Older
1
/* SPDX-License-Identifier: GPL-2.0-or-later */
Linus Torvalds's avatar
Linus Torvalds committed
2 3 4 5 6
/*
 *  linux/arch/arm/mm/proc-arm1020e.S: MMU functions for ARM1020
 *
 *  Copyright (C) 2000 ARM Limited
 *  Copyright (C) 2000 Deep Blue Solutions Ltd.
7
 *  hacked for non-paged-MM by Hyok S. Choi, 2003.
Linus Torvalds's avatar
Linus Torvalds committed
8 9 10 11 12 13
 *
 * These are the low level assembler for performing cache and TLB
 * functions on the arm1020e.
 */
#include <linux/linkage.h>
#include <linux/init.h>
14
#include <linux/cfi_types.h>
15
#include <linux/pgtable.h>
Linus Torvalds's avatar
Linus Torvalds committed
16
#include <asm/assembler.h>
17
#include <asm/asm-offsets.h>
18
#include <asm/hwcap.h>
19
#include <asm/pgtable-hwdef.h>
Linus Torvalds's avatar
Linus Torvalds committed
20 21
#include <asm/ptrace.h>

22 23
#include "proc-macros.S"

Linus Torvalds's avatar
Linus Torvalds committed
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
/*
 * This is the maximum size of an area which will be invalidated
 * using the single invalidate entry instructions.  Anything larger
 * than this, and we go for the whole cache.
 *
 * This value should be chosen such that we choose the cheapest
 * alternative.
 */
#define MAX_AREA_SIZE	32768

/*
 * The size of one data cache line.
 */
#define CACHE_DLINESIZE	32

/*
 * The number of data cache segments.
 */
#define CACHE_DSEGMENTS	16

/*
 * The number of lines in a cache segment.
 */
#define CACHE_DENTRIES	64

/*
 * This is the size at which it becomes more efficient to
 * clean the whole cache, rather than using the individual
Lucas De Marchi's avatar
Lucas De Marchi committed
52
 * cache line maintenance instructions.
Linus Torvalds's avatar
Linus Torvalds committed
53 54 55 56 57 58 59
 */
#define CACHE_DLIMIT	32768

	.text
/*
 * cpu_arm1020e_proc_init()
 */
60
SYM_TYPED_FUNC_START(cpu_arm1020e_proc_init)
61
	ret	lr
62
SYM_FUNC_END(cpu_arm1020e_proc_init)
Linus Torvalds's avatar
Linus Torvalds committed
63 64 65 66

/*
 * cpu_arm1020e_proc_fin()
 */
67
SYM_TYPED_FUNC_START(cpu_arm1020e_proc_fin)
Linus Torvalds's avatar
Linus Torvalds committed
68 69 70 71
	mrc	p15, 0, r0, c1, c0, 0		@ ctrl register
	bic	r0, r0, #0x1000 		@ ...i............
	bic	r0, r0, #0x000e 		@ ............wca.
	mcr	p15, 0, r0, c1, c0, 0		@ disable caches
72
	ret	lr
73
SYM_FUNC_END(cpu_arm1020e_proc_fin)
Linus Torvalds's avatar
Linus Torvalds committed
74 75 76 77 78 79 80 81 82 83 84

/*
 * cpu_arm1020e_reset(loc)
 *
 * Perform a soft reset of the system.	Put the CPU into the
 * same state as it would be if it had been reset, and branch
 * to what would be the reset vector.
 *
 * loc: location to jump to for soft reset
 */
	.align	5
85
	.pushsection	.idmap.text, "ax"
86
SYM_TYPED_FUNC_START(cpu_arm1020e_reset)
Linus Torvalds's avatar
Linus Torvalds committed
87 88 89
	mov	ip, #0
	mcr	p15, 0, ip, c7, c7, 0		@ invalidate I,D caches
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
90
#ifdef CONFIG_MMU
Linus Torvalds's avatar
Linus Torvalds committed
91
	mcr	p15, 0, ip, c8, c7, 0		@ invalidate I & D TLBs
92
#endif
Linus Torvalds's avatar
Linus Torvalds committed
93 94 95 96
	mrc	p15, 0, ip, c1, c0, 0		@ ctrl register
	bic	ip, ip, #0x000f 		@ ............wcam
	bic	ip, ip, #0x1100 		@ ...i...s........
	mcr	p15, 0, ip, c1, c0, 0		@ ctrl register
97
	ret	r0
98
SYM_FUNC_END(cpu_arm1020e_reset)
99
	.popsection
Linus Torvalds's avatar
Linus Torvalds committed
100 101 102 103 104

/*
 * cpu_arm1020e_do_idle()
 */
	.align	5
105
SYM_TYPED_FUNC_START(cpu_arm1020e_do_idle)
Linus Torvalds's avatar
Linus Torvalds committed
106
	mcr	p15, 0, r0, c7, c0, 4		@ Wait for interrupt
107
	ret	lr
108
SYM_FUNC_END(cpu_arm1020e_do_idle)
Linus Torvalds's avatar
Linus Torvalds committed
109 110 111 112

/* ================================= CACHE ================================ */

	.align	5
113 114 115 116 117 118

/*
 *	flush_icache_all()
 *
 *	Unconditionally clean and invalidate the entire icache.
 */
119
SYM_TYPED_FUNC_START(arm1020e_flush_icache_all)
120 121 122 123
#ifndef CONFIG_CPU_ICACHE_DISABLE
	mov	r0, #0
	mcr	p15, 0, r0, c7, c5, 0		@ invalidate I cache
#endif
124
	ret	lr
125
SYM_FUNC_END(arm1020e_flush_icache_all)
126

Linus Torvalds's avatar
Linus Torvalds committed
127 128 129 130 131 132
/*
 *	flush_user_cache_all()
 *
 *	Invalidate all cache entries in a particular address
 *	space.
 */
133
SYM_FUNC_ALIAS(arm1020e_flush_user_cache_all, arm1020e_flush_kern_cache_all)
134

Linus Torvalds's avatar
Linus Torvalds committed
135 136 137 138 139
/*
 *	flush_kern_cache_all()
 *
 *	Clean and invalidate the entire cache.
 */
140
SYM_TYPED_FUNC_START(arm1020e_flush_kern_cache_all)
Linus Torvalds's avatar
Linus Torvalds committed
141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158
	mov	r2, #VM_EXEC
	mov	ip, #0
__flush_whole_cache:
#ifndef CONFIG_CPU_DCACHE_DISABLE
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
	mov	r1, #(CACHE_DSEGMENTS - 1) << 5	@ 16 segments
1:	orr	r3, r1, #(CACHE_DENTRIES - 1) << 26 @ 64 entries
2:	mcr	p15, 0, r3, c7, c14, 2		@ clean+invalidate D index
	subs	r3, r3, #1 << 26
	bcs	2b				@ entries 63 to 0
	subs	r1, r1, #1 << 5
	bcs	1b				@ segments 15 to 0
#endif
	tst	r2, #VM_EXEC
#ifndef CONFIG_CPU_ICACHE_DISABLE
	mcrne	p15, 0, ip, c7, c5, 0		@ invalidate I cache
#endif
	mcrne	p15, 0, ip, c7, c10, 4		@ drain WB
159
	ret	lr
160
SYM_FUNC_END(arm1020e_flush_kern_cache_all)
Linus Torvalds's avatar
Linus Torvalds committed
161 162 163 164 165 166 167 168 169 170 171

/*
 *	flush_user_cache_range(start, end, flags)
 *
 *	Invalidate a range of cache entries in the specified
 *	address space.
 *
 *	- start	- start address (inclusive)
 *	- end	- end address (exclusive)
 *	- flags	- vm_flags for this space
 */
172
SYM_TYPED_FUNC_START(arm1020e_flush_user_cache_range)
Linus Torvalds's avatar
Linus Torvalds committed
173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188
	mov	ip, #0
	sub	r3, r1, r0			@ calculate total size
	cmp	r3, #CACHE_DLIMIT
	bhs	__flush_whole_cache

#ifndef CONFIG_CPU_DCACHE_DISABLE
1:	mcr	p15, 0, r0, c7, c14, 1		@ clean+invalidate D entry
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
#endif
	tst	r2, #VM_EXEC
#ifndef CONFIG_CPU_ICACHE_DISABLE
	mcrne	p15, 0, ip, c7, c5, 0		@ invalidate I cache
#endif
	mcrne	p15, 0, ip, c7, c10, 4		@ drain WB
189
	ret	lr
190
SYM_FUNC_END(arm1020e_flush_user_cache_range)
Linus Torvalds's avatar
Linus Torvalds committed
191 192 193 194 195 196 197 198 199 200 201

/*
 *	coherent_kern_range(start, end)
 *
 *	Ensure coherency between the Icache and the Dcache in the
 *	region described by start.  If you have non-snooping
 *	Harvard caches, you need to implement this function.
 *
 *	- start	- virtual start address
 *	- end	- virtual end address
 */
202
SYM_TYPED_FUNC_START(arm1020e_coherent_kern_range)
203
#ifdef CONFIG_CFI_CLANG /* Fallthrough if !CFI */
204
	b	arm1020e_coherent_user_range
205
#endif
206 207
SYM_FUNC_END(arm1020e_coherent_kern_range)

Linus Torvalds's avatar
Linus Torvalds committed
208 209 210 211 212 213 214 215 216 217
/*
 *	coherent_user_range(start, end)
 *
 *	Ensure coherency between the Icache and the Dcache in the
 *	region described by start.  If you have non-snooping
 *	Harvard caches, you need to implement this function.
 *
 *	- start	- virtual start address
 *	- end	- virtual end address
 */
218
SYM_TYPED_FUNC_START(arm1020e_coherent_user_range)
Linus Torvalds's avatar
Linus Torvalds committed
219 220 221 222 223 224 225 226 227 228 229 230 231
	mov	ip, #0
	bic	r0, r0, #CACHE_DLINESIZE - 1
1:
#ifndef CONFIG_CPU_DCACHE_DISABLE
	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
#endif
#ifndef CONFIG_CPU_ICACHE_DISABLE
	mcr	p15, 0, r0, c7, c5, 1		@ invalidate I entry
#endif
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
232
	mov	r0, #0
233
	ret	lr
234
SYM_FUNC_END(arm1020e_coherent_user_range)
Linus Torvalds's avatar
Linus Torvalds committed
235 236

/*
237
 *	flush_kern_dcache_area(void *addr, size_t size)
Linus Torvalds's avatar
Linus Torvalds committed
238 239 240 241
 *
 *	Ensure no D cache aliasing occurs, either with itself or
 *	the I cache
 *
242 243
 *	- addr	- kernel address
 *	- size	- region size
Linus Torvalds's avatar
Linus Torvalds committed
244
 */
245
SYM_TYPED_FUNC_START(arm1020e_flush_kern_dcache_area)
Linus Torvalds's avatar
Linus Torvalds committed
246 247
	mov	ip, #0
#ifndef CONFIG_CPU_DCACHE_DISABLE
248
	add	r1, r0, r1
Linus Torvalds's avatar
Linus Torvalds committed
249 250 251 252 253 254
1:	mcr	p15, 0, r0, c7, c14, 1		@ clean+invalidate D entry
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
#endif
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
255
	ret	lr
256
SYM_FUNC_END(arm1020e_flush_kern_dcache_area)
Linus Torvalds's avatar
Linus Torvalds committed
257 258 259 260 261 262 263 264 265 266 267 268 269 270

/*
 *	dma_inv_range(start, end)
 *
 *	Invalidate (discard) the specified virtual address range.
 *	May not write back any entries.  If 'start' or 'end'
 *	are not cache line aligned, those lines must be written
 *	back.
 *
 *	- start	- virtual start address
 *	- end	- virtual end address
 *
 * (same as v4wb)
 */
271
arm1020e_dma_inv_range:
Linus Torvalds's avatar
Linus Torvalds committed
272 273 274 275 276 277 278 279 280 281 282 283 284
	mov	ip, #0
#ifndef CONFIG_CPU_DCACHE_DISABLE
	tst	r0, #CACHE_DLINESIZE - 1
	bic	r0, r0, #CACHE_DLINESIZE - 1
	mcrne	p15, 0, r0, c7, c10, 1		@ clean D entry
	tst	r1, #CACHE_DLINESIZE - 1
	mcrne	p15, 0, r1, c7, c10, 1		@ clean D entry
1:	mcr	p15, 0, r0, c7, c6, 1		@ invalidate D entry
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
#endif
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
285
	ret	lr
Linus Torvalds's avatar
Linus Torvalds committed
286 287 288 289 290 291 292 293 294 295 296

/*
 *	dma_clean_range(start, end)
 *
 *	Clean the specified virtual address range.
 *
 *	- start	- virtual start address
 *	- end	- virtual end address
 *
 * (same as v4wb)
 */
297
arm1020e_dma_clean_range:
Linus Torvalds's avatar
Linus Torvalds committed
298 299 300 301 302 303 304 305 306
	mov	ip, #0
#ifndef CONFIG_CPU_DCACHE_DISABLE
	bic	r0, r0, #CACHE_DLINESIZE - 1
1:	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
#endif
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
307
	ret	lr
Linus Torvalds's avatar
Linus Torvalds committed
308 309 310 311 312 313 314 315 316

/*
 *	dma_flush_range(start, end)
 *
 *	Clean and invalidate the specified virtual address range.
 *
 *	- start	- virtual start address
 *	- end	- virtual end address
 */
317
SYM_TYPED_FUNC_START(arm1020e_dma_flush_range)
Linus Torvalds's avatar
Linus Torvalds committed
318 319 320 321 322 323 324 325 326
	mov	ip, #0
#ifndef CONFIG_CPU_DCACHE_DISABLE
	bic	r0, r0, #CACHE_DLINESIZE - 1
1:	mcr	p15, 0, r0, c7, c14, 1		@ clean+invalidate D entry
	add	r0, r0, #CACHE_DLINESIZE
	cmp	r0, r1
	blo	1b
#endif
	mcr	p15, 0, ip, c7, c10, 4		@ drain WB
327
	ret	lr
328
SYM_FUNC_END(arm1020e_dma_flush_range)
Linus Torvalds's avatar
Linus Torvalds committed
329

330 331 332 333 334 335
/*
 *	dma_map_area(start, size, dir)
 *	- start	- kernel virtual start address
 *	- size	- size of region
 *	- dir	- DMA direction
 */
336
SYM_TYPED_FUNC_START(arm1020e_dma_map_area)
337 338 339 340 341
	add	r1, r1, r0
	cmp	r2, #DMA_TO_DEVICE
	beq	arm1020e_dma_clean_range
	bcs	arm1020e_dma_inv_range
	b	arm1020e_dma_flush_range
342
SYM_FUNC_END(arm1020e_dma_map_area)
343 344 345 346 347 348 349

/*
 *	dma_unmap_area(start, size, dir)
 *	- start	- kernel virtual start address
 *	- size	- size of region
 *	- dir	- DMA direction
 */
350
SYM_TYPED_FUNC_START(arm1020e_dma_unmap_area)
351
	ret	lr
352
SYM_FUNC_END(arm1020e_dma_unmap_area)
353

Linus Torvalds's avatar
Linus Torvalds committed
354
	.align	5
355
SYM_TYPED_FUNC_START(cpu_arm1020e_dcache_clean_area)
Linus Torvalds's avatar
Linus Torvalds committed
356 357 358 359 360 361 362
#ifndef CONFIG_CPU_DCACHE_DISABLE
	mov	ip, #0
1:	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
	add	r0, r0, #CACHE_DLINESIZE
	subs	r1, r1, #CACHE_DLINESIZE
	bhi	1b
#endif
363
	ret	lr
364
SYM_FUNC_END(cpu_arm1020e_dcache_clean_area)
Linus Torvalds's avatar
Linus Torvalds committed
365 366 367 368 369 370 371 372 373 374 375

/* =============================== PageTable ============================== */

/*
 * cpu_arm1020e_switch_mm(pgd)
 *
 * Set the translation base pointer to be as described by pgd.
 *
 * pgd: new page tables
 */
	.align	5
376
SYM_TYPED_FUNC_START(cpu_arm1020e_switch_mm)
377
#ifdef CONFIG_MMU
Linus Torvalds's avatar
Linus Torvalds committed
378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400
#ifndef CONFIG_CPU_DCACHE_DISABLE
	mcr	p15, 0, r3, c7, c10, 4
	mov	r1, #0xF			@ 16 segments
1:	mov	r3, #0x3F			@ 64 entries
2:	mov	ip, r3, LSL #26 		@ shift up entry
	orr	ip, ip, r1, LSL #5		@ shift in/up index
	mcr	p15, 0, ip, c7, c14, 2		@ Clean & Inval DCache entry
	mov	ip, #0
	subs	r3, r3, #1
	cmp	r3, #0
	bge	2b				@ entries 3F to 0
	subs	r1, r1, #1
	cmp	r1, #0
	bge	1b				@ segments 15 to 0

#endif
	mov	r1, #0
#ifndef CONFIG_CPU_ICACHE_DISABLE
	mcr	p15, 0, r1, c7, c5, 0		@ invalidate I cache
#endif
	mcr	p15, 0, r1, c7, c10, 4		@ drain WB
	mcr	p15, 0, r0, c2, c0, 0		@ load page table pointer
	mcr	p15, 0, r1, c8, c7, 0		@ invalidate I & D TLBs
401
#endif
402
	ret	lr
403 404
SYM_FUNC_END(cpu_arm1020e_switch_mm)

Linus Torvalds's avatar
Linus Torvalds committed
405 406 407 408 409 410
/*
 * cpu_arm1020e_set_pte(ptep, pte)
 *
 * Set a PTE and flush it out
 */
	.align	5
411
SYM_TYPED_FUNC_START(cpu_arm1020e_set_pte_ext)
412
#ifdef CONFIG_MMU
413
	armv3_set_pte_ext
Linus Torvalds's avatar
Linus Torvalds committed
414 415 416 417
	mov	r0, r0
#ifndef CONFIG_CPU_DCACHE_DISABLE
	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
#endif
418
#endif /* CONFIG_MMU */
419
	ret	lr
420
SYM_FUNC_END(cpu_arm1020e_set_pte_ext)
Linus Torvalds's avatar
Linus Torvalds committed
421 422 423 424 425 426

	.type	__arm1020e_setup, #function
__arm1020e_setup:
	mov	r0, #0
	mcr	p15, 0, r0, c7, c7		@ invalidate I,D caches on v4
	mcr	p15, 0, r0, c7, c10, 4		@ drain write buffer on v4
427
#ifdef CONFIG_MMU
Linus Torvalds's avatar
Linus Torvalds committed
428
	mcr	p15, 0, r0, c8, c7		@ invalidate I,D TLBs on v4
429
#endif
430 431
	adr	r5, arm1020e_crval
	ldmia	r5, {r5, r6}
Linus Torvalds's avatar
Linus Torvalds committed
432 433
	mrc	p15, 0, r0, c1, c0		@ get control register v4
	bic	r0, r0, r5
434
	orr	r0, r0, r6
Linus Torvalds's avatar
Linus Torvalds committed
435 436 437
#ifdef CONFIG_CPU_CACHE_ROUND_ROBIN
	orr	r0, r0, #0x4000 		@ .R.. .... .... ....
#endif
438
	ret	lr
Linus Torvalds's avatar
Linus Torvalds committed
439 440 441 442 443
	.size	__arm1020e_setup, . - __arm1020e_setup

	/*
	 *  R
	 * .RVI ZFRS BLDP WCAM
444
	 * .011 1001 ..11 0101
Linus Torvalds's avatar
Linus Torvalds committed
445
	 */
446 447 448
	.type	arm1020e_crval, #object
arm1020e_crval:
	crval	clear=0x00007f3f, mmuset=0x00003935, ucset=0x00001930
Linus Torvalds's avatar
Linus Torvalds committed
449 450

	__INITDATA
451 452
	@ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
	define_processor_functions arm1020e, dabort=v4t_early_abort, pabort=legacy_pabort
Linus Torvalds's avatar
Linus Torvalds committed
453 454 455

	.section ".rodata"

456 457 458
	string	cpu_arch_name, "armv5te"
	string	cpu_elf_name, "v5"
	string	cpu_arm1020e_name, "ARM1020E"
Linus Torvalds's avatar
Linus Torvalds committed
459 460 461

	.align

462
	.section ".proc.info.init", "a"
Linus Torvalds's avatar
Linus Torvalds committed
463 464 465 466 467

	.type	__arm1020e_proc_info,#object
__arm1020e_proc_info:
	.long	0x4105a200			@ ARM 1020TE (Architecture v5TE)
	.long	0xff0ffff0
468 469 470 471
	.long   PMD_TYPE_SECT | \
		PMD_BIT4 | \
		PMD_SECT_AP_WRITE | \
		PMD_SECT_AP_READ
Linus Torvalds's avatar
Linus Torvalds committed
472 473 474 475
	.long   PMD_TYPE_SECT | \
		PMD_BIT4 | \
		PMD_SECT_AP_WRITE | \
		PMD_SECT_AP_READ
476
	initfn	__arm1020e_setup, __arm1020e_proc_info
Linus Torvalds's avatar
Linus Torvalds committed
477 478 479 480 481 482 483 484 485
	.long	cpu_arch_name
	.long	cpu_elf_name
	.long	HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_EDSP
	.long	cpu_arm1020e_name
	.long	arm1020e_processor_functions
	.long	v4wbi_tlb_fns
	.long	v4wb_user_fns
	.long	arm1020e_cache_fns
	.size	__arm1020e_proc_info, . - __arm1020e_proc_info