Kconfig 62.4 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1 2 3
config ARM
	bool
	default y
4
	select ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE
5
	select ARCH_HAS_ELF_RANDOMIZE
6
	select ARCH_HAS_TICK_BROADCAST if GENERIC_CLOCKEVENTS_BROADCAST
Russell King's avatar
Russell King committed
7
	select ARCH_HAVE_CUSTOM_GPIO_H
8
	select ARCH_HAS_GCOV_PROFILE_ALL
9
	select ARCH_MIGHT_HAVE_PC_PARPORT
10
	select ARCH_SUPPORTS_ATOMIC_RMW
11
	select ARCH_USE_BUILTIN_BSWAP
12
	select ARCH_USE_CMPXCHG_LOCKREF
13
	select ARCH_WANT_IPC_PARSE_VERSION
14
	select BUILDTIME_EXTABLE_SORT if MMU
Russell King's avatar
Russell King committed
15
	select CLONE_BACKWARDS
16
	select CPU_PM if (SUSPEND || CPU_IDLE)
17
	select DCACHE_WORD_ACCESS if HAVE_EFFICIENT_UNALIGNED_ACCESS
18 19
	select EDAC_SUPPORT
	select EDAC_ATOMIC_SCRUB
20
	select GENERIC_ALLOCATOR
21
	select GENERIC_ATOMIC64 if (CPU_V7M || CPU_V6 || !CPU_32v6K || !AEABI)
22
	select GENERIC_CLOCKEVENTS_BROADCAST if SMP
Russell King's avatar
Russell King committed
23
	select GENERIC_IDLE_POLL_SETUP
24 25
	select GENERIC_IRQ_PROBE
	select GENERIC_IRQ_SHOW
26
	select GENERIC_IRQ_SHOW_LEVEL
27
	select GENERIC_PCI_IOMAP
28
	select GENERIC_SCHED_CLOCK
29 30 31
	select GENERIC_SMP_IDLE_THREAD
	select GENERIC_STRNCPY_FROM_USER
	select GENERIC_STRNLEN_USER
32
	select HANDLE_DOMAIN_IRQ
33
	select HARDIRQS_SW_RESEND
34
	select HAVE_ARCH_AUDITSYSCALL if (AEABI && !OABI_COMPAT)
35
	select HAVE_ARCH_BITREVERSE if (CPU_32v7M || CPU_32v7) && !CPU_32v6
36 37
	select HAVE_ARCH_JUMP_LABEL if !XIP_KERNEL && !CPU_ENDIAN_BE32
	select HAVE_ARCH_KGDB if !CPU_ENDIAN_BE32
38
	select HAVE_ARCH_SECCOMP_FILTER if (AEABI && !OABI_COMPAT)
39
	select HAVE_ARCH_TRACEHOOK
40
	select HAVE_BPF_JIT
41
	select HAVE_CC_STACKPROTECTOR
Russell King's avatar
Russell King committed
42
	select HAVE_CONTEXT_TRACKING
43 44 45 46 47
	select HAVE_C_RECORDMCOUNT
	select HAVE_DEBUG_KMEMLEAK
	select HAVE_DMA_API_DEBUG
	select HAVE_DMA_ATTRS
	select HAVE_DMA_CONTIGUOUS if MMU
48
	select HAVE_DYNAMIC_FTRACE if (!XIP_KERNEL) && !CPU_ENDIAN_BE32
49
	select HAVE_EFFICIENT_UNALIGNED_ACCESS if (CPU_V6 || CPU_V6K || CPU_V7) && MMU
50
	select HAVE_FTRACE_MCOUNT_RECORD if (!XIP_KERNEL)
51
	select HAVE_FUNCTION_GRAPH_TRACER if (!THUMB2_KERNEL)
52
	select HAVE_FUNCTION_TRACER if (!XIP_KERNEL)
53
	select HAVE_GENERIC_DMA_COHERENT
54 55
	select HAVE_HW_BREAKPOINT if (PERF_EVENTS && (CPU_V6 || CPU_V6K || CPU_V7))
	select HAVE_IDE if PCI || ISA || PCMCIA
56
	select HAVE_IRQ_TIME_ACCOUNTING
57
	select HAVE_KERNEL_GZIP
58
	select HAVE_KERNEL_LZ4
59
	select HAVE_KERNEL_LZMA
60
	select HAVE_KERNEL_LZO
61
	select HAVE_KERNEL_XZ
62
	select HAVE_KPROBES if !XIP_KERNEL && !CPU_ENDIAN_BE32 && !CPU_V7M
63 64
	select HAVE_KRETPROBES if (HAVE_KPROBES)
	select HAVE_MEMBLOCK
65
	select HAVE_MOD_ARCH_SPECIFIC
66
	select HAVE_OPROFILE if (HAVE_PERF_EVENTS)
67
	select HAVE_OPTPROBES if !THUMB2_KERNEL
68
	select HAVE_PERF_EVENTS
69 70
	select HAVE_PERF_REGS
	select HAVE_PERF_USER_STACK_DUMP
71
	select HAVE_RCU_TABLE_FREE if (SMP && ARM_LPAE)
72
	select HAVE_REGS_AND_STACK_ACCESS_API
73
	select HAVE_SYSCALL_TRACEPOINTS
74
	select HAVE_UID16
75
	select HAVE_VIRT_CPU_ACCOUNTING_GEN
76
	select IRQ_FORCED_THREADING
Russell King's avatar
Russell King committed
77
	select MODULES_USE_ELF_REL
78
	select NO_BOOTMEM
79 80
	select OF_EARLY_FLATTREE if OF
	select OF_RESERVED_MEM if OF
Russell King's avatar
Russell King committed
81 82
	select OLD_SIGACTION
	select OLD_SIGSUSPEND3
83 84 85
	select PERF_USE_VMALLOC
	select RTC_LIB
	select SYS_SUPPORTS_APM_EMULATION
Russell King's avatar
Russell King committed
86 87
	# Above selects are sorted alphabetically; please add new ones
	# according to that.  Thanks.
Linus Torvalds's avatar
Linus Torvalds committed
88 89
	help
	  The ARM series is a line of low-power-consumption RISC chip designs
90
	  licensed by ARM Ltd and targeted at embedded applications and
Linus Torvalds's avatar
Linus Torvalds committed
91
	  handhelds such as the Compaq IPAQ.  ARM-based PCs are no longer
92
	  manufactured, but legacy ARM-based PC hardware remains popular in
Linus Torvalds's avatar
Linus Torvalds committed
93 94 95
	  Europe.  There is an ARM Linux project with a web page at
	  <http://www.arm.linux.org.uk/>.

96
config ARM_HAS_SG_CHAIN
97
	select ARCH_HAS_SG_CHAIN
98 99
	bool

100 101 102 103 104
config NEED_SG_DMA_LENGTH
	bool

config ARM_DMA_USE_IOMMU
	bool
105 106
	select ARM_HAS_SG_CHAIN
	select NEED_SG_DMA_LENGTH
107

108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
if ARM_DMA_USE_IOMMU

config ARM_DMA_IOMMU_ALIGNMENT
	int "Maximum PAGE_SIZE order of alignment for DMA IOMMU buffers"
	range 4 9
	default 8
	help
	  DMA mapping framework by default aligns all buffers to the smallest
	  PAGE_SIZE order which is greater than or equal to the requested buffer
	  size. This works well for buffers up to a few hundreds kilobytes, but
	  for larger buffers it just a waste of address space. Drivers which has
	  relatively small addressing window (like 64Mib) might run out of
	  virtual space with just a few allocations.

	  With this parameter you can specify the maximum PAGE_SIZE order for
	  DMA IOMMU buffers. Larger buffers will be aligned only to this
	  specified order. The order is expressed as a power of two multiplied
	  by the PAGE_SIZE.

endif

129 130 131
config MIGHT_HAVE_PCI
	bool

132 133 134
config SYS_SUPPORTS_APM_EMULATION
	bool

135 136 137 138
config HAVE_TCM
	bool
	select GENERIC_ALLOCATOR

139 140 141
config HAVE_PROC_CPU
	bool

142
config NO_IOPORT_MAP
Al Viro's avatar
Al Viro committed
143 144
	bool

Linus Torvalds's avatar
Linus Torvalds committed
145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162
config EISA
	bool
	---help---
	  The Extended Industry Standard Architecture (EISA) bus was
	  developed as an open alternative to the IBM MicroChannel bus.

	  The EISA bus provided some of the features of the IBM MicroChannel
	  bus while maintaining backward compatibility with cards made for
	  the older ISA bus.  The EISA bus saw limited use between 1988 and
	  1995 when it was made obsolete by the PCI bus.

	  Say Y here if you are building a kernel for an EISA-based machine.

	  Otherwise, say N.

config SBUS
	bool

163 164 165 166
config STACKTRACE_SUPPORT
	bool
	default y

Nicolas Pitre's avatar
Nicolas Pitre committed
167 168 169 170 171
config HAVE_LATENCYTOP_SUPPORT
	bool
	depends on !SMP
	default y

172 173 174 175
config LOCKDEP_SUPPORT
	bool
	default y

176 177
config TRACE_IRQFLAGS_SUPPORT
	bool
178
	default !CPU_V7M
179

Linus Torvalds's avatar
Linus Torvalds committed
180 181
config RWSEM_XCHGADD_ALGORITHM
	bool
182
	default y
Linus Torvalds's avatar
Linus Torvalds committed
183

184 185 186 187 188 189
config ARCH_HAS_ILOG2_U32
	bool

config ARCH_HAS_ILOG2_U64
	bool

190 191 192
config ARCH_HAS_BANDGAP
	bool

193 194 195
config FIX_EARLYCON_MEM
	def_bool y if MMU

196 197 198 199
config GENERIC_HWEIGHT
	bool
	default y

Linus Torvalds's avatar
Linus Torvalds committed
200 201 202 203
config GENERIC_CALIBRATE_DELAY
	bool
	default y

204 205 206
config ARCH_MAY_HAVE_PC_FDC
	bool

207 208 209
config ZONE_DMA
	bool

210 211 212
config NEED_DMA_MAP_STATE
       def_bool y

David A. Long's avatar
David A. Long committed
213 214 215
config ARCH_SUPPORTS_UPROBES
	def_bool y

216 217 218
config ARCH_HAS_DMA_SET_COHERENT_MASK
	bool

Linus Torvalds's avatar
Linus Torvalds committed
219 220 221 222 223 224
config GENERIC_ISA_DMA
	bool

config FIQ
	bool

225 226 227
config NEED_RET_TO_USER
	bool

228 229 230
config ARCH_MTD_XIP
	bool

231 232
config VECTORS_BASE
	hex
233
	default 0xffff0000 if MMU || CPU_HIGH_VECTOR
234 235 236
	default DRAM_BASE if REMAP_VECTORS_TO_RAM
	default 0x00000000
	help
Russell King's avatar
Russell King committed
237 238
	  The base address of exception vectors.  This must be two pages
	  in size.
239

240
config ARM_PATCH_PHYS_VIRT
241 242
	bool "Patch physical to virtual translations at runtime" if EMBEDDED
	default y
243
	depends on !XIP_KERNEL && MMU
244 245
	depends on !ARCH_REALVIEW || !SPARSEMEM
	help
246 247 248
	  Patch phys-to-virt and virt-to-phys translation functions at
	  boot and module load time according to the position of the
	  kernel in system memory.
249

250
	  This can only be used with non-XIP MMU kernels where the base
251
	  of physical memory is at a 16MB boundary.
252

253 254 255
	  Only disable this option if you know that you do not require
	  this feature (eg, building a kernel for a single machine) and
	  you need to shrink the kernel to the minimal size.
256

257 258 259 260 261 262 263
config NEED_MACH_IO_H
	bool
	help
	  Select this when mach/io.h is required to provide special
	  definitions for this platform.  The need for mach/io.h should
	  be avoided when possible.

264
config NEED_MACH_MEMORY_H
265 266
	bool
	help
267 268 269
	  Select this when mach/memory.h is required to provide special
	  definitions for this platform.  The need for mach/memory.h should
	  be avoided when possible.
270

271
config PHYS_OFFSET
272
	hex "Physical address of main memory" if MMU
273
	depends on !ARM_PATCH_PHYS_VIRT
274
	default DRAM_BASE if !MMU
275 276 277 278 279 280 281 282 283
	default 0x00000000 if ARCH_EBSA110 || \
			ARCH_FOOTBRIDGE || \
			ARCH_INTEGRATOR || \
			ARCH_IOP13XX || \
			ARCH_KS8695 || \
			(ARCH_REALVIEW && !REALVIEW_HIGH_PHYS_OFFSET)
	default 0x10000000 if ARCH_OMAP1 || ARCH_RPC
	default 0x20000000 if ARCH_S5PV210
	default 0x70000000 if REALVIEW_HIGH_PHYS_OFFSET
284
	default 0xc0000000 if ARCH_SA1100
285
	help
286 287
	  Please provide the physical address corresponding to the
	  location of main memory in your system.
288

289 290 291 292
config GENERIC_BUG
	def_bool y
	depends on BUG

293 294 295 296 297
config PGTABLE_LEVELS
	int
	default 3 if ARM_LPAE
	default 2

Linus Torvalds's avatar
Linus Torvalds committed
298 299
source "init/Kconfig"

300 301
source "kernel/Kconfig.freezer"

Linus Torvalds's avatar
Linus Torvalds committed
302 303
menu "System Type"

304 305 306 307 308 309 310
config MMU
	bool "MMU-based Paged Memory Management Support"
	default y
	help
	  Select if you want MMU-based virtualised addressing space
	  support by paged memory management. If unsure, say 'Y'.

311 312 313 314
#
# The "ARM system type" choice list is ordered alphabetically by option
# text.  Please add new entries in the option alphabetic order.
#
Linus Torvalds's avatar
Linus Torvalds committed
315 316
choice
	prompt "ARM system type"
317 318
	default ARCH_VERSATILE if !MMU
	default ARCH_MULTIPLATFORM if MMU
Linus Torvalds's avatar
Linus Torvalds committed
319

320 321
config ARCH_MULTIPLATFORM
	bool "Allow multiple platforms to be selected"
322
	depends on MMU
323
	select ARCH_WANT_OPTIONAL_GPIOLIB
324
	select ARM_HAS_SG_CHAIN
325 326
	select ARM_PATCH_PHYS_VIRT
	select AUTO_ZRELADDR
327
	select CLKSRC_OF
328
	select COMMON_CLK
329
	select GENERIC_CLOCKEVENTS
330
	select MIGHT_HAVE_PCI
331
	select MULTI_IRQ_HANDLER
332 333 334
	select SPARSE_IRQ
	select USE_OF

335 336 337 338 339
config ARM_SINGLE_ARMV7M
	bool "ARMv7-M based platforms (Cortex-M0/M3/M4)"
	depends on !MMU
	select ARCH_WANT_OPTIONAL_GPIOLIB
	select ARM_NVIC
340
	select AUTO_ZRELADDR
341 342 343 344 345 346 347 348
	select CLKSRC_OF
	select COMMON_CLK
	select CPU_V7M
	select GENERIC_CLOCKEVENTS
	select NO_IOPORT_MAP
	select SPARSE_IRQ
	select USE_OF

349 350
config ARCH_REALVIEW
	bool "ARM Ltd. RealView family"
351
	select ARCH_WANT_OPTIONAL_GPIOLIB
352
	select ARM_AMBA
353
	select ARM_TIMER_SP804
354 355
	select COMMON_CLK
	select COMMON_CLK_VERSATILE
356
	select GENERIC_CLOCKEVENTS
357
	select GPIO_PL061 if GPIOLIB
358
	select ICST
359
	select NEED_MACH_MEMORY_H
360
	select PLAT_VERSATILE
361
	select PLAT_VERSATILE_SCHED_CLOCK
362 363 364 365 366
	help
	  This enables support for ARM Ltd RealView boards.

config ARCH_VERSATILE
	bool "ARM Ltd. Versatile family"
367
	select ARCH_WANT_OPTIONAL_GPIOLIB
368
	select ARM_AMBA
369
	select ARM_TIMER_SP804
370
	select ARM_VIC
371
	select CLKDEV_LOOKUP
372
	select GENERIC_CLOCKEVENTS
373
	select HAVE_MACH_CLKDEV
374
	select ICST
375
	select PLAT_VERSATILE
376
	select PLAT_VERSATILE_CLOCK
377
	select PLAT_VERSATILE_SCHED_CLOCK
378
	select VERSATILE_FPGA_IRQ
379 380 381
	help
	  This enables support for ARM Ltd Versatile board.

382 383
config ARCH_CLPS711X
	bool "Cirrus Logic CLPS711x/EP721x/EP731x-based"
384
	select ARCH_REQUIRE_GPIOLIB
385
	select AUTO_ZRELADDR
386
	select CLKSRC_MMIO
387 388
	select COMMON_CLK
	select CPU_ARM720T
389
	select GENERIC_CLOCKEVENTS
390
	select MFD_SYSCON
391
	select SOC_BUS
392 393 394
	help
	  Support for Cirrus Logic 711x/721x/731x based boards.

395 396 397
config ARCH_GEMINI
	bool "Cortina Systems Gemini"
	select ARCH_REQUIRE_GPIOLIB
398
	select CLKSRC_MMIO
399
	select CPU_FA526
400
	select GENERIC_CLOCKEVENTS
401 402 403
	help
	  Support for the Cortina Systems Gemini family SoCs

Linus Torvalds's avatar
Linus Torvalds committed
404 405
config ARCH_EBSA110
	bool "EBSA-110"
406
	select ARCH_USES_GETTIMEOFFSET
407
	select CPU_SA110
408
	select ISA
409
	select NEED_MACH_IO_H
410
	select NEED_MACH_MEMORY_H
411
	select NO_IOPORT_MAP
Linus Torvalds's avatar
Linus Torvalds committed
412 413
	help
	  This is an evaluation board for the StrongARM processor available
414
	  from Digital. It has limited hardware on-board, including an
Linus Torvalds's avatar
Linus Torvalds committed
415 416 417
	  Ethernet interface, two PCMCIA sockets, two serial ports and a
	  parallel port.

418 419
config ARCH_EP93XX
	bool "EP93xx-based"
420 421
	select ARCH_HAS_HOLES_MEMORYMODEL
	select ARCH_REQUIRE_GPIOLIB
422
	select ARM_AMBA
423
	select ARM_PATCH_PHYS_VIRT
424
	select ARM_VIC
425
	select AUTO_ZRELADDR
426
	select CLKDEV_LOOKUP
427
	select CLKSRC_MMIO
428
	select CPU_ARM920T
429
	select GENERIC_CLOCKEVENTS
430 431 432
	help
	  This enables support for the Cirrus EP93xx series of CPUs.

Linus Torvalds's avatar
Linus Torvalds committed
433 434
config ARCH_FOOTBRIDGE
	bool "FootBridge"
435
	select CPU_SA110
Linus Torvalds's avatar
Linus Torvalds committed
436
	select FOOTBRIDGE
437
	select GENERIC_CLOCKEVENTS
438
	select HAVE_IDE
439
	select NEED_MACH_IO_H if !MMU
440
	select NEED_MACH_MEMORY_H
441 442 443
	help
	  Support for systems based on the DC21285 companion chip
	  ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder.
Linus Torvalds's avatar
Linus Torvalds committed
444

445 446
config ARCH_NETX
	bool "Hilscher NetX based"
447
	select ARM_VIC
448
	select CLKSRC_MMIO
449
	select CPU_ARM926T
450
	select GENERIC_CLOCKEVENTS
451
	help
452 453
	  This enables support for systems based on the Hilscher NetX Soc

454 455 456
config ARCH_IOP13XX
	bool "IOP13xx-based"
	depends on MMU
457
	select CPU_XSC3
458
	select NEED_MACH_MEMORY_H
459
	select NEED_RET_TO_USER
460 461 462
	select PCI
	select PLAT_IOP
	select VMSPLIT_1G
463
	select SPARSE_IRQ
464 465 466
	help
	  Support for Intel's IOP13XX (XScale) family of processors.

467 468
config ARCH_IOP32X
	bool "IOP32x-based"
469
	depends on MMU
470
	select ARCH_REQUIRE_GPIOLIB
471
	select CPU_XSCALE
472
	select GPIO_IOP
473
	select NEED_RET_TO_USER
474
	select PCI
475
	select PLAT_IOP
476
	help
477 478 479 480 481 482
	  Support for Intel's 80219 and IOP32X (XScale) family of
	  processors.

config ARCH_IOP33X
	bool "IOP33x-based"
	depends on MMU
483
	select ARCH_REQUIRE_GPIOLIB
484
	select CPU_XSCALE
485
	select GPIO_IOP
486
	select NEED_RET_TO_USER
487
	select PCI
488
	select PLAT_IOP
489 490
	help
	  Support for Intel's IOP33X (XScale) family of processors.
Linus Torvalds's avatar
Linus Torvalds committed
491

492 493
config ARCH_IXP4XX
	bool "IXP4xx-based"
494
	depends on MMU
495
	select ARCH_HAS_DMA_SET_COHERENT_MASK
496
	select ARCH_REQUIRE_GPIOLIB
497
	select ARCH_SUPPORTS_BIG_ENDIAN
498
	select CLKSRC_MMIO
499
	select CPU_XSCALE
500
	select DMABOUNCE if PCI
501
	select GENERIC_CLOCKEVENTS
502
	select MIGHT_HAVE_PCI
503
	select NEED_MACH_IO_H
504
	select USB_EHCI_BIG_ENDIAN_DESC
Russell King's avatar
Russell King committed
505
	select USB_EHCI_BIG_ENDIAN_MMIO
506
	help
507
	  Support for Intel's IXP4XX (XScale) family of processors.
508

509 510 511
config ARCH_DOVE
	bool "Marvell Dove"
	select ARCH_REQUIRE_GPIOLIB
512
	select CPU_PJ4
513
	select GENERIC_CLOCKEVENTS
514
	select MIGHT_HAVE_PCI
Russell King's avatar
Russell King committed
515
	select MVEBU_MBUS
516 517
	select PINCTRL
	select PINCTRL_DOVE
518
	select PLAT_ORION_LEGACY
519 520 521
	help
	  Support for the Marvell Dove SoC 88AP510

522 523
config ARCH_MV78XX0
	bool "Marvell MV78xx0"
524
	select ARCH_REQUIRE_GPIOLIB
525
	select CPU_FEROCEON
526
	select GENERIC_CLOCKEVENTS
Russell King's avatar
Russell King committed
527
	select MVEBU_MBUS
528
	select PCI
529
	select PLAT_ORION_LEGACY
530 531 532 533
	help
	  Support for the following Marvell MV78xx0 series SoCs:
	  MV781x0, MV782x0.

534
config ARCH_ORION5X
535 536
	bool "Marvell Orion"
	depends on MMU
537
	select ARCH_REQUIRE_GPIOLIB
538
	select CPU_FEROCEON
539
	select GENERIC_CLOCKEVENTS
Russell King's avatar
Russell King committed
540
	select MVEBU_MBUS
541
	select PCI
542
	select PLAT_ORION_LEGACY
543
	select MULTI_IRQ_HANDLER
544
	help
545
	  Support for the following Marvell Orion 5x series SoCs:
546
	  Orion-1 (5181), Orion-VoIP (5181L), Orion-NAS (5182),
547
	  Orion-2 (5281), Orion-1-90 (6183).
548

549
config ARCH_MMP
550
	bool "Marvell PXA168/910/MMP2"
551 552
	depends on MMU
	select ARCH_REQUIRE_GPIOLIB
553
	select CLKDEV_LOOKUP
554
	select GENERIC_ALLOCATOR
555
	select GENERIC_CLOCKEVENTS
556
	select GPIO_PXA
Haojian Zhuang's avatar
Haojian Zhuang committed
557
	select IRQ_DOMAIN
558
	select MULTI_IRQ_HANDLER
559
	select PINCTRL
560
	select PLAT_PXA
561
	select SPARSE_IRQ
562
	help
563
	  Support for Marvell's PXA168/PXA910(MMP) and MMP2 processor line.
564 565 566

config ARCH_KS8695
	bool "Micrel/Kendin KS8695"
567
	select ARCH_REQUIRE_GPIOLIB
568
	select CLKSRC_MMIO
569
	select CPU_ARM922T
570
	select GENERIC_CLOCKEVENTS
571
	select NEED_MACH_MEMORY_H
572 573 574 575 576 577
	help
	  Support for Micrel/Kendin KS8695 "Centaur" (ARM922T) based
	  System-on-Chip devices.

config ARCH_W90X900
	bool "Nuvoton W90X900 CPU"
578
	select ARCH_REQUIRE_GPIOLIB
579
	select CLKDEV_LOOKUP
580
	select CLKSRC_MMIO
581
	select CPU_ARM926T
582
	select GENERIC_CLOCKEVENTS
583
	help
584 585 586 587 588 589 590
	  Support for Nuvoton (Winbond logic dept.) ARM9 processor,
	  At present, the w90x900 has been renamed nuc900, regarding
	  the ARM series product line, you can login the following
	  link address to know more.

	  <http://www.nuvoton.com/hq/enu/ProductAndSales/ProductLines/
		ConsumerElectronicsIC/ARMMicrocontroller/ARMMicrocontroller>
591

592 593 594 595 596 597 598 599 600 601 602 603 604
config ARCH_LPC32XX
	bool "NXP LPC32XX"
	select ARCH_REQUIRE_GPIOLIB
	select ARM_AMBA
	select CLKDEV_LOOKUP
	select CLKSRC_MMIO
	select CPU_ARM926T
	select GENERIC_CLOCKEVENTS
	select HAVE_IDE
	select USE_OF
	help
	  Support for the NXP LPC32XX family of processors

Linus Torvalds's avatar
Linus Torvalds committed
605
config ARCH_PXA
eric miao's avatar
eric miao committed
606
	bool "PXA2xx/PXA3xx-based"
607
	depends on MMU
608 609 610 611
	select ARCH_MTD_XIP
	select ARCH_REQUIRE_GPIOLIB
	select ARM_CPU_SUSPEND if PM
	select AUTO_ZRELADDR
612
	select COMMON_CLK
613
	select CLKDEV_LOOKUP
614
	select CLKSRC_MMIO
615
	select CLKSRC_OF
616
	select GENERIC_CLOCKEVENTS
617
	select GPIO_PXA
618
	select HAVE_IDE
619
	select IRQ_DOMAIN
620 621 622
	select MULTI_IRQ_HANDLER
	select PLAT_PXA
	select SPARSE_IRQ
623
	help
eric miao's avatar
eric miao committed
624
	  Support for Intel/Marvell's PXA2xx/PXA3xx processor line.
Linus Torvalds's avatar
Linus Torvalds committed
625 626 627

config ARCH_RPC
	bool "RiscPC"
628
	depends on MMU
Linus Torvalds's avatar
Linus Torvalds committed
629
	select ARCH_ACORN
630
	select ARCH_MAY_HAVE_PC_FDC
631
	select ARCH_SPARSEMEM_ENABLE
632
	select ARCH_USES_GETTIMEOFFSET
633
	select CPU_SA110
634
	select FIQ
635
	select HAVE_IDE
636 637
	select HAVE_PATA_PLATFORM
	select ISA_DMA_API
638
	select NEED_MACH_IO_H
639
	select NEED_MACH_MEMORY_H
640
	select NO_IOPORT_MAP
641
	select VIRT_TO_BUS
Linus Torvalds's avatar
Linus Torvalds committed
642 643 644 645 646 647
	help
	  On the Acorn Risc-PC, Linux can support the internal IDE disk and
	  CD-ROM interface, serial and parallel port, and the floppy drive.

config ARCH_SA1100
	bool "SA1100-based"
648 649 650 651 652
	select ARCH_MTD_XIP
	select ARCH_REQUIRE_GPIOLIB
	select ARCH_SPARSEMEM_ENABLE
	select CLKDEV_LOOKUP
	select CLKSRC_MMIO
Russell King's avatar
Russell King committed
653
	select CPU_FREQ
654
	select CPU_SA1100
655
	select GENERIC_CLOCKEVENTS
656
	select HAVE_IDE
657
	select IRQ_DOMAIN
658
	select ISA
659
	select MULTI_IRQ_HANDLER
660
	select NEED_MACH_MEMORY_H
661
	select SPARSE_IRQ
662 663
	help
	  Support for StrongARM 11x0 based boards.
Linus Torvalds's avatar
Linus Torvalds committed
664

665 666
config ARCH_S3C24XX
	bool "Samsung S3C24XX SoCs"
667
	select ARCH_REQUIRE_GPIOLIB
668
	select ATAGS
669
	select CLKDEV_LOOKUP
670
	select CLKSRC_SAMSUNG_PWM
671
	select GENERIC_CLOCKEVENTS
672
	select GPIO_SAMSUNG
673
	select HAVE_S3C2410_I2C if I2C
674
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
675
	select HAVE_S3C_RTC if RTC_CLASS
676
	select MULTI_IRQ_HANDLER
677
	select NEED_MACH_IO_H
678
	select SAMSUNG_ATAGS
Linus Torvalds's avatar
Linus Torvalds committed
679
	help
680 681 682 683
	  Samsung S3C2410, S3C2412, S3C2413, S3C2416, S3C2440, S3C2442, S3C2443
	  and S3C2450 SoCs based systems, such as the Simtec Electronics BAST
	  (<http://www.simtec.co.uk/products/EB110ITX/>), the IPAQ 1940 or the
	  Samsung SMDK2410 development board (and derivatives).
684

685 686
config ARCH_S3C64XX
	bool "Samsung S3C64XX"
687
	select ARCH_REQUIRE_GPIOLIB
688
	select ARM_AMBA
689
	select ARM_VIC
690
	select ATAGS
691
	select CLKDEV_LOOKUP
692
	select CLKSRC_SAMSUNG_PWM
693
	select COMMON_CLK_SAMSUNG
694
	select CPU_V6K
695
	select GENERIC_CLOCKEVENTS
696
	select GPIO_SAMSUNG
697 698
	select HAVE_S3C2410_I2C if I2C
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
699
	select HAVE_TCM
700
	select NO_IOPORT_MAP
701
	select PLAT_SAMSUNG
702
	select PM_GENERIC_DOMAINS if PM
703 704
	select S3C_DEV_NAND
	select S3C_GPIO_TRACK
705
	select SAMSUNG_ATAGS
706
	select SAMSUNG_WAKEMASK
707
	select SAMSUNG_WDT_RESET
708 709 710
	help
	  Samsung S3C64XX series based systems

711 712
config ARCH_DAVINCI
	bool "TI DaVinci"
713
	select ARCH_HAS_HOLES_MEMORYMODEL
714
	select ARCH_REQUIRE_GPIOLIB
715
	select CLKDEV_LOOKUP
David Brownell's avatar
David Brownell committed
716
	select GENERIC_ALLOCATOR
717
	select GENERIC_CLOCKEVENTS
Russell King's avatar
Russell King committed
718
	select GENERIC_IRQ_CHIP
719
	select HAVE_IDE
720
	select USE_OF
721
	select ZONE_DMA
722 723 724
	help
	  Support for TI's DaVinci platform.

725 726
config ARCH_OMAP1
	bool "TI OMAP1"
Arnd Bergmann's avatar
Arnd Bergmann committed
727
	depends on MMU
728
	select ARCH_HAS_HOLES_MEMORYMODEL
729
	select ARCH_OMAP
730
	select ARCH_REQUIRE_GPIOLIB
731
	select CLKDEV_LOOKUP
732
	select CLKSRC_MMIO
733
	select GENERIC_CLOCKEVENTS
734 735 736
	select GENERIC_IRQ_CHIP
	select HAVE_IDE
	select IRQ_DOMAIN
737
	select MULTI_IRQ_HANDLER
738 739
	select NEED_MACH_IO_H if PCCARD
	select NEED_MACH_MEMORY_H
740
	select SPARSE_IRQ
741
	help
742
	  Support for older TI OMAP1 (omap7xx, omap15xx or omap16xx)
743

Linus Torvalds's avatar
Linus Torvalds committed
744 745
endchoice

746 747 748 749 750
menu "Multiple platform selection"
	depends on ARCH_MULTIPLATFORM

comment "CPU Core family selection"

751 752 753 754 755 756
config ARCH_MULTI_V4
	bool "ARMv4 based platforms (FA526)"
	depends on !ARCH_MULTI_V6_V7
	select ARCH_MULTI_V4_V5
	select CPU_FA526

757 758 759
config ARCH_MULTI_V4T
	bool "ARMv4T based platforms (ARM720T, ARM920T, ...)"
	depends on !ARCH_MULTI_V6_V7
760
	select ARCH_MULTI_V4_V5
761 762 763
	select CPU_ARM920T if !(CPU_ARM7TDMI || CPU_ARM720T || \
		CPU_ARM740T || CPU_ARM9TDMI || CPU_ARM922T || \
		CPU_ARM925T || CPU_ARM940T)
764 765 766 767

config ARCH_MULTI_V5
	bool "ARMv5 based platforms (ARM926T, XSCALE, PJ1, ...)"
	depends on !ARCH_MULTI_V6_V7
768
	select ARCH_MULTI_V4_V5
769
	select CPU_ARM926T if !(CPU_ARM946E || CPU_ARM1020 || \
770 771
		CPU_ARM1020E || CPU_ARM1022 || CPU_ARM1026 || \
		CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_FEROCEON)
772 773 774 775 776

config ARCH_MULTI_V4_V5
	bool

config ARCH_MULTI_V6
777
	bool "ARMv6 based platforms (ARM11)"
778
	select ARCH_MULTI_V6_V7
779
	select CPU_V6K
780 781

config ARCH_MULTI_V7
782
	bool "ARMv7 based platforms (Cortex-A, PJ4, Scorpion, Krait)"
783 784
	default y
	select ARCH_MULTI_V6_V7
785
	select CPU_V7
786
	select HAVE_SMP
787 788 789

config ARCH_MULTI_V6_V7
	bool
790
	select MIGHT_HAVE_CACHE_L2X0
791 792 793 794 795 796 797

config ARCH_MULTI_CPU_AUTO
	def_bool !(ARCH_MULTI_V4 || ARCH_MULTI_V4T || ARCH_MULTI_V6_V7)
	select ARCH_MULTI_V5

endmenu

798 799
config ARCH_VIRT
	bool "Dummy Virtual Machine" if ARCH_MULTI_V7
Rob Herring's avatar
Rob Herring committed
800
	select ARM_AMBA
801
	select ARM_GIC
802
	select ARM_GIC_V3
803
	select ARM_PSCI
Rob Herring's avatar
Rob Herring committed
804
	select HAVE_ARM_ARCH_TIMER
805

806 807 808 809 810
#
# This is sorted alphabetically by mach-* pathname.  However, plat-*
# Kconfigs may be included either alphabetically (according to the
# plat- suffix) or along side the corresponding mach-* source.
#
811 812
source "arch/arm/mach-mvebu/Kconfig"

813 814
source "arch/arm/mach-alpine/Kconfig"

Oleksij Rempel's avatar
Oleksij Rempel committed
815 816
source "arch/arm/mach-asm9260/Kconfig"

817 818
source "arch/arm/mach-at91/Kconfig"

819 820
source "arch/arm/mach-axxia/Kconfig"

821 822
source "arch/arm/mach-bcm/Kconfig"

823 824
source "arch/arm/mach-berlin/Kconfig"

Linus Torvalds's avatar
Linus Torvalds committed
825 826
source "arch/arm/mach-clps711x/Kconfig"

827 828
source "arch/arm/mach-cns3xxx/Kconfig"

829 830
source "arch/arm/mach-davinci/Kconfig"

831 832
source "arch/arm/mach-digicolor/Kconfig"

833 834
source "arch/arm/mach-dove/Kconfig"

835 836
source "arch/arm/mach-ep93xx/Kconfig"

Linus Torvalds's avatar
Linus Torvalds committed
837 838
source "arch/arm/mach-footbridge/Kconfig"

839 840
source "arch/arm/mach-gemini/Kconfig"

841 842
source "arch/arm/mach-highbank/Kconfig"

843 844
source "arch/arm/mach-hisi/Kconfig"

Linus Torvalds's avatar
Linus Torvalds committed
845 846
source "arch/arm/mach-integrator/Kconfig"

847 848 849
source "arch/arm/mach-iop32x/Kconfig"

source "arch/arm/mach-iop33x/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
850

851 852
source "arch/arm/mach-iop13xx/Kconfig"

Linus Torvalds's avatar
Linus Torvalds committed
853 854
source "arch/arm/mach-ixp4xx/Kconfig"

855 856
source "arch/arm/mach-keystone/Kconfig"

857 858
source "arch/arm/mach-ks8695/Kconfig"

859 860
source "arch/arm/mach-meson/Kconfig"

861 862
source "arch/arm/mach-moxart/Kconfig"

863 864
source "arch/arm/mach-mv78xx0/Kconfig"

865
source "arch/arm/mach-imx/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
866

867 868
source "arch/arm/mach-mediatek/Kconfig"

869 870
source "arch/arm/mach-mxs/Kconfig"

871
source "arch/arm/mach-netx/Kconfig"
872

873 874
source "arch/arm/mach-nomadik/Kconfig"

875 876
source "arch/arm/mach-nspire/Kconfig"

877 878 879
source "arch/arm/plat-omap/Kconfig"

source "arch/arm/mach-omap1/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
880

881 882
source "arch/arm/mach-omap2/Kconfig"

883
source "arch/arm/mach-orion5x/Kconfig"
884

885 886
source "arch/arm/mach-picoxcell/Kconfig"

887 888
source "arch/arm/mach-pxa/Kconfig"
source "arch/arm/plat-pxa/Kconfig"
889

890 891
source "arch/arm/mach-mmp/Kconfig"

892 893
source "arch/arm/mach-qcom/Kconfig"

894 895
source "arch/arm/mach-realview/Kconfig"

896 897
source "arch/arm/mach-rockchip/Kconfig"

898
source "arch/arm/mach-sa1100/Kconfig"
899

900 901
source "arch/arm/mach-socfpga/Kconfig"

902
source "arch/arm/mach-spear/Kconfig"
903

904 905
source "arch/arm/mach-sti/Kconfig"

906
source "arch/arm/mach-s3c24xx/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
907

908
source "arch/arm/mach-s3c64xx/Kconfig"
909

910 911
source "arch/arm/mach-s5pv210/Kconfig"

912
source "arch/arm/mach-exynos/Kconfig"
913
source "arch/arm/plat-samsung/Kconfig"
914

915
source "arch/arm/mach-shmobile/Kconfig"
916

917 918
source "arch/arm/mach-sunxi/Kconfig"

919 920
source "arch/arm/mach-prima2/Kconfig"

921 922
source "arch/arm/mach-tegra/Kconfig"

923
source "arch/arm/mach-u300/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
924

925 926
source "arch/arm/mach-uniphier/Kconfig"

927
source "arch/arm/mach-ux500/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
928 929 930

source "arch/arm/mach-versatile/Kconfig"

931
source "arch/arm/mach-vexpress/Kconfig"
932
source "arch/arm/plat-versatile/Kconfig"
933

934 935
source "arch/arm/mach-vt8500/Kconfig"

936 937
source "arch/arm/mach-w90x900/Kconfig"

938 939
source "arch/arm/mach-zx/Kconfig"

940 941
source "arch/arm/mach-zynq/Kconfig"

942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966
# ARMv7-M architecture
config ARCH_EFM32
	bool "Energy Micro efm32"
	depends on ARM_SINGLE_ARMV7M
	select ARCH_REQUIRE_GPIOLIB
	help
	  Support for Energy Micro's (now Silicon Labs) efm32 Giant Gecko
	  processors.

config ARCH_LPC18XX
	bool "NXP LPC18xx/LPC43xx"
	depends on ARM_SINGLE_ARMV7M
	select ARCH_HAS_RESET_CONTROLLER
	select ARM_AMBA
	select CLKSRC_LPC32XX
	select PINCTRL
	help
	  Support for NXP's LPC18xx Cortex-M3 and LPC43xx Cortex-M4
	  high performance microcontrollers.

config ARCH_STM32
	bool "STMicrolectronics STM32"
	depends on ARM_SINGLE_ARMV7M
	select ARCH_HAS_RESET_CONTROLLER
	select ARMV7M_SYSTICK
967
	select CLKSRC_STM32
968 969 970 971
	select RESET_CONTROLLER
	help
	  Support for STMicroelectronics STM32 processors.

Linus Torvalds's avatar
Linus Torvalds committed
972 973 974 975
# Definitions to make life easier
config ARCH_ACORN
	bool

976 977
config PLAT_IOP
	bool
Mikael Pettersson's avatar
Mikael Pettersson committed
978
	select GENERIC_CLOCKEVENTS
979

Lennert Buytenhek's avatar
Lennert Buytenhek committed
980 981
config PLAT_ORION
	bool
982
	select CLKSRC_MMIO
983
	select COMMON_CLK
Russell King's avatar
Russell King committed
984
	select GENERIC_IRQ_CHIP
985
	select IRQ_DOMAIN
Lennert Buytenhek's avatar
Lennert Buytenhek committed
986

987 988 989 990
config PLAT_ORION_LEGACY
	bool
	select PLAT_ORION

991 992 993
config PLAT_PXA
	bool

994 995 996
config PLAT_VERSATILE
	bool

997 998
source "arch/arm/firmware/Kconfig"

Linus Torvalds's avatar
Linus Torvalds committed
999 1000
source arch/arm/mm/Kconfig

1001
config IWMMXT
1002 1003 1004
	bool "Enable iWMMXt support"
	depends on CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_PJ4 || CPU_PJ4B
	default y if PXA27x || PXA3xx || ARCH_MMP || CPU_PJ4 || CPU_PJ4B
1005 1006 1007 1008
	help
	  Enable support for iWMMXt context switching at run time if
	  running on a CPU that supports it.

1009 1010 1011 1012 1013
config MULTI_IRQ_HANDLER
	bool
	help
	  Allow each machine to specify it's own IRQ handler at run time.

1014 1015 1016 1017
if !MMU
source "arch/arm/Kconfig-nommu"
endif

1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031
config PJ4B_ERRATA_4742
	bool "PJ4B Errata 4742: IDLE Wake Up Commands can Cause the CPU Core to Cease Operation"
	depends on CPU_PJ4B && MACH_ARMADA_370
	default y
	help
	  When coming out of either a Wait for Interrupt (WFI) or a Wait for
	  Event (WFE) IDLE states, a specific timing sensitivity exists between
	  the retiring WFI/WFE instructions and the newly issued subsequent
	  instructions.  This sensitivity can result in a CPU hang scenario.
	  Workaround:
	  The software must insert either a Data Synchronization Barrier (DSB)
	  or Data Memory Barrier (DMB) command immediately after the WFI/WFE
	  instruction

1032 1033 1034 1035 1036 1037 1038 1039 1040
config ARM_ERRATA_326103
	bool "ARM errata: FSR write bit incorrect on a SWP to read-only memory"
	depends on CPU_V6
	help
	  Executing a SWP instruction to read-only memory does not set bit 11
	  of the FSR on the ARM 1136 prior to r1p0. This causes the kernel to
	  treat the access as a read, preventing a COW from occurring and
	  causing the faulting task to livelock.

1041 1042
config ARM_ERRATA_411920
	bool "ARM errata: Invalidation of the Instruction Cache operation can fail"
1043
	depends on CPU_V6 || CPU_V6K
1044 1045 1046 1047 1048 1049
	help
	  Invalidation of the Instruction Cache operation can
	  fail. This erratum is present in 1136 (before r1p4), 1156 and 1176.
	  It does not affect the MPCore. This option enables the ARM Ltd.
	  recommended workaround.

1050 1051 1052 1053 1054
config ARM_ERRATA_430973
	bool "ARM errata: Stale prediction on replaced interworking branch"
	depends on CPU_V7
	help
	  This option enables the workaround for the 430973 Cortex-A8
1055
	  r1p* erratum. If a code sequence containing an ARM/Thumb
1056 1057 1058 1059 1060 1061 1062 1063 1064 1065
	  interworking branch is replaced with another code sequence at the
	  same virtual address, whether due to self-modifying code or virtual
	  to physical address re-mapping, Cortex-A8 does not recover from the
	  stale interworking branch prediction. This results in Cortex-A8
	  executing the new code sequence in the incorrect ARM or Thumb state.
	  The workaround enables the BTB/BTAC operations by setting ACTLR.IBE
	  and also flushes the branch target cache at every context switch.
	  Note that setting specific bits in the ACTLR register may not be
	  available in non-secure mode.

1066 1067 1068
config ARM_ERRATA_458693
	bool "ARM errata: Processor deadlock when a false hazard is created"
	depends on CPU_V7
1069
	depends on !ARCH_MULTIPLATFORM
1070 1071 1072 1073 1074 1075 1076 1077 1078 1079
	help
	  This option enables the workaround for the 458693 Cortex-A8 (r2p0)
	  erratum. For very specific sequences of memory operations, it is
	  possible for a hazard condition intended for a cache line to instead
	  be incorrectly associated with a different cache line. This false
	  hazard might then cause a processor deadlock. The workaround enables
	  the L1 caching of the NEON accesses and disables the PLD instruction
	  in the ACTLR register. Note that setting specific bits in the ACTLR
	  register may not be available in non-secure mode.

1080 1081 1082
config ARM_ERRATA_460075
	bool "ARM errata: Data written to the L2 cache can be overwritten with stale data"
	depends on CPU_V7
1083
	depends on !ARCH_MULTIPLATFORM
1084 1085 1086 1087 1088 1089 1090 1091 1092
	help
	  This option enables the workaround for the 460075 Cortex-A8 (r2p0)
	  erratum. Any asynchronous access to the L2 cache may encounter a
	  situation in which recent store transactions to the L2 cache are lost
	  and overwritten with stale memory contents from external memory. The
	  workaround disables the write-allocate mode for the L2 cache via the
	  ACTLR register. Note that setting specific bits in the ACTLR register
	  may not be available in non-secure mode.

1093 1094 1095
config ARM_ERRATA_742230
	bool "ARM errata: DMB operation may be faulty"
	depends on CPU_V7 && SMP
1096
	depends on !ARCH_MULTIPLATFORM
1097 1098 1099 1100 1101 1102 1103 1104 1105
	help
	  This option enables the workaround for the 742230 Cortex-A9
	  (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction
	  between two write operations may not ensure the correct visibility
	  ordering of the two writes. This workaround sets a specific bit in
	  the diagnostic register of the Cortex-A9 which causes the DMB
	  instruction to behave as a DSB, ensuring the correct behaviour of
	  the two writes.

1106 1107 1108
config ARM_ERRATA_742231
	bool "ARM errata: Incorrect hazard handling in the SCU may lead to data corruption"
	depends on CPU_V7 && SMP
1109
	depends on !ARCH_MULTIPLATFORM
1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120
	help
	  This option enables the workaround for the 742231 Cortex-A9
	  (r2p0..r2p2) erratum. Under certain conditions, specific to the
	  Cortex-A9 MPCore micro-architecture, two CPUs working in SMP mode,
	  accessing some data located in the same cache line, may get corrupted
	  data due to bad handling of the address hazard when the line gets
	  replaced from one of the CPUs at the same time as another CPU is
	  accessing it. This workaround sets specific bits in the diagnostic
	  register of the Cortex-A9 which reduces the linefill issuing
	  capabilities of the processor.

1121 1122 1123
config ARM_ERRATA_643719
	bool "ARM errata: LoUIS bit field in CLIDR register is incorrect"
	depends on CPU_V7 && SMP
1124
	default y
1125 1126 1127 1128 1129 1130 1131
	help
	  This option enables the workaround for the 643719 Cortex-A9 (prior to
	  r1p0) erratum. On affected cores the LoUIS bit field of the CLIDR
	  register returns zero when it should return one. The workaround
	  corrects this value, ensuring cache maintenance operations which use
	  it behave as intended and avoiding data corruption.

1132 1133
config ARM_ERRATA_720789
	bool "ARM errata: TLBIASIDIS and TLBIMVAIS operations can broadcast a faulty ASID"
1134
	depends on CPU_V7
1135 1136 1137 1138 1139 1140 1141 1142
	help
	  This option enables the workaround for the 720789 Cortex-A9 (prior to
	  r2p0) erratum. A faulty ASID can be sent to the other CPUs for the
	  broadcasted CP15 TLB maintenance operations TLBIASIDIS and TLBIMVAIS.
	  As a consequence of this erratum, some TLB entries which should be
	  invalidated are not, resulting in an incoherency in the system page
	  tables. The workaround changes the TLB flushing routines to invalidate
	  entries regardless of the ASID.
1143 1144 1145 1146

config ARM_ERRATA_743622
	bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption"
	depends on CPU_V7
1147
	depends on !ARCH_MULTIPLATFORM
1148 1149
	help
	  This option enables the workaround for the 743622 Cortex-A9
1150
	  (r2p*) erratum. Under very rare conditions, a faulty
1151 1152 1153 1154 1155 1156 1157
	  optimisation in the Cortex-A9 Store Buffer may lead to data
	  corruption. This workaround sets a specific bit in the diagnostic
	  register of the Cortex-A9 which disables the Store Buffer
	  optimisation, preventing the defect from occurring. This has no
	  visible impact on the overall performance or power consumption of the
	  processor.

1158 1159
config ARM_ERRATA_751472
	bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation"
1160
	depends on CPU_V7
1161
	depends on !ARCH_MULTIPLATFORM
1162 1163 1164 1165 1166 1167 1168
	help
	  This option enables the workaround for the 751472 Cortex-A9 (prior
	  to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the
	  completion of a following broadcasted operation if the second
	  operation is received by a CPU before the ICIALLUIS has completed,
	  potentially leading to corrupted entries in the cache or TLB.

1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179
config ARM_ERRATA_754322
	bool "ARM errata: possible faulty MMU translations following an ASID switch"
	depends on CPU_V7
	help
	  This option enables the workaround for the 754322 Cortex-A9 (r2p*,
	  r3p*) erratum. A speculative memory access may cause a page table walk
	  which starts prior to an ASID switch but completes afterwards. This
	  can populate the micro-TLB with a stale entry which may be hit with
	  the new ASID. This workaround places two dsb instructions in the mm
	  switching code so that no page table walks can cross the ASID switch.

1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190
config ARM_ERRATA_754327
	bool "ARM errata: no automatic Store Buffer drain"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 754327 Cortex-A9 (prior to
	  r2p0) erratum. The Store Buffer does not have any automatic draining
	  mechanism and therefore a livelock may occur if an external agent
	  continuously polls a memory location waiting to observe an update.
	  This workaround defines cpu_relax() as smp_mb(), preventing correctly
	  written polling loops from denying visibility of updates to memory.

1191 1192
config ARM_ERRATA_364296
	bool "ARM errata: Possible cache data corruption with hit-under-miss enabled"
1193
	depends on CPU_V6
1194 1195 1196 1197 1198 1199 1200 1201 1202
	help
	  This options enables the workaround for the 364296 ARM1136
	  r0p2 erratum (possible cache data corruption with
	  hit-under-miss enabled). It sets the undocumented bit 31 in
	  the auxiliary control register and the FI bit in the control
	  register, thus disabling hit-under-miss without putting the
	  processor into full low interrupt latency mode. ARM11MPCore
	  is not affected.

1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216
config ARM_ERRATA_764369
	bool "ARM errata: Data cache line maintenance operation by MVA may not succeed"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for erratum 764369
	  affecting Cortex-A9 MPCore with two or more processors (all
	  current revisions). Under certain timing circumstances, a data
	  cache line maintenance operation by MVA targeting an Inner
	  Shareable memory region may fail to proceed up to either the
	  Point of Coherency or to the Point of Unification of the
	  system. This workaround adds a DSB instruction before the
	  relevant cache maintenance functions and sets a specific bit
	  in the diagnostic control register of the SCU.

1217 1218 1219 1220 1221 1222 1223 1224 1225 1226
config ARM_ERRATA_775420
       bool "ARM errata: A data cache maintenance operation which aborts, might lead to deadlock"
       depends on CPU_V7
       help
	 This option enables the workaround for the 775420 Cortex-A9 (r2p2,
	 r2p6,r2p8,r2p10,r3p0) erratum. In case a date cache maintenance
	 operation aborts with MMU exception, it might cause the processor
	 to deadlock. This workaround puts DSB before executing ISB if
	 an abort may occur on cache maintenance.

1227 1228 1229 1230 1231 1232 1233 1234 1235 1236
config ARM_ERRATA_798181
	bool "ARM errata: TLBI/DSB failure on Cortex-A15"
	depends on CPU_V7 && SMP
	help
	  On Cortex-A15 (r0p0..r3p2) the TLBI*IS/DSB operations are not
	  adequately shooting down all use of the old entries. This
	  option enables the Linux kernel workaround for this erratum
	  which sends an IPI to the CPUs that are running the same ASID
	  as the one being invalidated.

1237 1238 1239 1240 1241 1242 1243 1244 1245
config ARM_ERRATA_773022
	bool "ARM errata: incorrect instructions may be executed from loop buffer"
	depends on CPU_V7
	help
	  This option enables the workaround for the 773022 Cortex-A15
	  (up to r0p4) erratum. In certain rare sequences of code, the
	  loop buffer may deliver incorrect instructions. This
	  workaround disables the loop buffer to avoid the erratum.

Linus Torvalds's avatar
Linus Torvalds committed
1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260
endmenu

source "arch/arm/common/Kconfig"

menu "Bus support"

config ISA
	bool
	help
	  Find out whether you have ISA slots on your motherboard.  ISA is the
	  name of a bus system, i.e. the way the CPU talks to the other stuff
	  inside your box.  Other bus systems are PCI, EISA, MicroChannel
	  (MCA) or VESA.  ISA is an older system, now being displaced by PCI;
	  newer boards don't support it.  If you have ISA, say Y, otherwise N.

1261
# Select ISA DMA controller support
Linus Torvalds's avatar
Linus Torvalds committed
1262 1263
config ISA_DMA
	bool
1264
	select ISA_DMA_API
Linus Torvalds's avatar
Linus Torvalds committed
1265

1266
# Select ISA DMA interface
1267 1268 1269
config ISA_DMA_API
	bool

Linus Torvalds's avatar
Linus Torvalds committed
1270
config PCI
1271
	bool "PCI support" if MIGHT_HAVE_PCI
Linus Torvalds's avatar
Linus Torvalds committed
1272 1273 1274 1275 1276 1277
	help
	  Find out whether you have a PCI motherboard. PCI is the name of a
	  bus system, i.e. the way the CPU talks to the other stuff inside
	  your box. Other bus systems are ISA, EISA, MicroChannel (MCA) or
	  VESA. If you have PCI, say Y, otherwise N.

1278 1279 1280 1281
config PCI_DOMAINS
	bool
	depends on PCI

1282 1283 1284
config PCI_DOMAINS_GENERIC
	def_bool PCI_DOMAINS

1285 1286 1287 1288 1289 1290
config PCI_NANOENGINE
	bool "BSE nanoEngine PCI support"
	depends on SA1100_NANOENGINE
	help
	  Enable PCI on the BSE nanoEngine board.

1291 1292 1293
config PCI_SYSCALL
	def_bool PCI

Mike Rapoport's avatar
Mike Rapoport committed
1294 1295 1296 1297 1298 1299
config PCI_HOST_ITE8152
	bool
	depends on PCI && MACH_ARMCORE
	default y
	select DMABOUNCE

Linus Torvalds's avatar
Linus Torvalds committed
1300
source "drivers/pci/Kconfig"
1301
source "drivers/pci/pcie/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
1302 1303 1304 1305 1306 1307 1308

source "drivers/pcmcia/Kconfig"

endmenu

menu "Kernel Features"

1309 1310 1311 1312 1313 1314 1315 1316 1317
config HAVE_SMP
	bool
	help
	  This option should be selected by machines which have an SMP-
	  capable CPU.

	  The only effect of this option is to make the SMP-related
	  options available to the user for configuration.

Linus Torvalds's avatar
Linus Torvalds committed
1318
config SMP
1319
	bool "Symmetric Multi-Processing"
1320
	depends on CPU_V6K || CPU_V7
1321
	depends on GENERIC_CLOCKEVENTS
1322
	depends on HAVE_SMP
1323
	depends on MMU || ARM_MPU
1324
	select IRQ_WORK
Linus Torvalds's avatar
Linus Torvalds committed
1325 1326
	help
	  This enables support for systems with more than one CPU. If you have
1327 1328
	  a system with only one CPU, say N. If you have a system with more
	  than one CPU, say Y.
Linus Torvalds's avatar
Linus Torvalds committed
1329

1330
	  If you say N here, the kernel will run on uni- and multiprocessor
Linus Torvalds's avatar
Linus Torvalds committed
1331
	  machines, but will use only one CPU of a multiprocessor machine. If
1332 1333 1334
	  you say Y here, the kernel will run on many, but not all,
	  uniprocessor machines. On a uniprocessor machine, the kernel
	  will run faster if you say N here.
Linus Torvalds's avatar
Linus Torvalds committed
1335

Paul Bolle's avatar
Paul Bolle committed
1336
	  See also <file:Documentation/x86/i386/IO-APIC.txt>,
Linus Torvalds's avatar
Linus Torvalds committed
1337
	  <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available at
1338
	  <http://tldp.org/HOWTO/SMP-HOWTO.html>.
Linus Torvalds's avatar
Linus Torvalds committed
1339 1340 1341

	  If you don't know what to do here, say N.

1342
config SMP_ON_UP
1343
	bool "Allow booting SMP kernel on uniprocessor systems"
1344
	depends on SMP && !XIP_KERNEL && MMU
1345 1346 1347 1348 1349 1350 1351 1352 1353
	default y
	help
	  SMP kernels contain instructions which fail on non-SMP processors.
	  Enabling this option allows the kernel to modify itself to make
	  these instructions safe.  Disabling it allows about 1K of space
	  savings.

	  If you don't know what to do here, say Y.

1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378
config ARM_CPU_TOPOLOGY
	bool "Support cpu topology definition"
	depends on SMP && CPU_V7
	default y
	help
	  Support ARM cpu topology definition. The MPIDR register defines
	  affinity between processors which is then used to describe the cpu
	  topology of an ARM System.

config SCHED_MC
	bool "Multi-core scheduler support"
	depends on ARM_CPU_TOPOLOGY
	help
	  Multi-core scheduler support improves the CPU scheduler's decision
	  making when dealing with multi-core CPU chips at a cost of slightly
	  increased overhead in some places. If unsure say N here.

config SCHED_SMT
	bool "SMT scheduler support"
	depends on ARM_CPU_TOPOLOGY
	help
	  Improves the CPU scheduler's decision making when dealing with
	  MultiThreading at a cost of slightly increased overhead in some
	  places. If unsure say N here.

1379 1380 1381 1382 1383
config HAVE_ARM_SCU
	bool
	help
	  This option enables support for the ARM system coherency unit

1384
config HAVE_ARM_ARCH_TIMER
1385 1386
	bool "Architected timer support"
	depends on CPU_V7
1387
	select ARM_ARCH_TIMER
1388
	select GENERIC_CLOCKEVENTS
1389 1390 1391
	help
	  This option enables support for the ARM architected timer

1392 1393
config HAVE_ARM_TWD
	bool
1394
	select CLKSRC_OF if OF
1395 1396 1397
	help
	  This options enables support for the ARM timer and watchdog unit

1398 1399 1400 1401 1402 1403 1404 1405
config MCPM
	bool "Multi-Cluster Power Management"
	depends on CPU_V7 && SMP
	help
	  This option provides the common power management infrastructure
	  for (multi-)cluster based systems, such as big.LITTLE based
	  systems.

1406 1407 1408 1409 1410 1411 1412 1413 1414
config MCPM_QUAD_CLUSTER
	bool
	depends on MCPM
	help
	  To avoid wasting resources unnecessarily, MCPM only supports up
	  to 2 clusters by default.
	  Platforms with 3 or 4 clusters that use MCPM must select this
	  option to allow the additional clusters to be managed.

Nicolas Pitre's avatar
Nicolas Pitre committed
1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426
config BIG_LITTLE
	bool "big.LITTLE support (Experimental)"
	depends on CPU_V7 && SMP
	select MCPM
	help
	  This option enables support selections for the big.LITTLE
	  system architecture.

config BL_SWITCHER
	bool "big.LITTLE switcher support"
	depends on BIG_LITTLE && MCPM && HOTPLUG_CPU
	select ARM_CPU_SUSPEND
1427
	select CPU_PM
Nicolas Pitre's avatar
Nicolas Pitre committed
1428 1429 1430 1431 1432
	help
	  The big.LITTLE "switcher" provides the core functionality to
	  transparently handle transition between a cluster of A15's
	  and a cluster of A7's in a big.LITTLE system.

1433 1434 1435 1436 1437 1438 1439 1440
config BL_SWITCHER_DUMMY_IF
	tristate "Simple big.LITTLE switcher user interface"
	depends on BL_SWITCHER && DEBUG_KERNEL
	help
	  This is a simple and dummy char dev interface to control
	  the big.LITTLE switcher core code.  It is meant for
	  debugging purposes only.

1441 1442
choice
	prompt "Memory split"
1443
	depends on MMU
1444 1445 1446 1447 1448 1449 1450 1451 1452
	default VMSPLIT_3G
	help
	  Select the desired split between kernel and user memory.

	  If you are not absolutely sure what you are doing, leave this
	  option alone!

	config VMSPLIT_3G
		bool "3G/1G user/kernel split"
1453 1454
	config VMSPLIT_3G_OPT
		bool "3G/1G user/kernel split (for full 1G low memory)"
1455 1456 1457 1458 1459 1460 1461 1462
	config VMSPLIT_2G
		bool "2G/2G user/kernel split"
	config VMSPLIT_1G
		bool "1G/3G user/kernel split"
endchoice

config PAGE_OFFSET
	hex
1463
	default PHYS_OFFSET if !MMU
1464 1465
	default 0x40000000 if VMSPLIT_1G
	default 0x80000000 if VMSPLIT_2G
1466
	default 0xB0000000 if VMSPLIT_3G_OPT
1467 1468
	default 0xC0000000

Linus Torvalds's avatar
Linus Torvalds committed
1469 1470 1471 1472 1473 1474
config NR_CPUS
	int "Maximum number of CPUs (2-32)"
	range 2 32
	depends on SMP
	default "4"

1475
config HOTPLUG_CPU
1476
	bool "Support for hot-pluggable CPUs"
1477
	depends on SMP
1478
	select GENERIC_IRQ_MIGRATION
1479 1480 1481 1482
	help
	  Say Y here to experiment with turning CPUs off and on.  CPUs
	  can be controlled through /sys/devices/system/cpu.

1483 1484 1485
config ARM_PSCI
	bool "Support for the ARM Power State Coordination Interface (PSCI)"
	depends on CPU_V7
1486
	select ARM_PSCI_FW
1487 1488 1489 1490 1491 1492 1493
	help
	  Say Y here if you want Linux to communicate with system firmware
	  implementing the PSCI specification for CPU-centric power
	  management operations described in ARM document number ARM DEN
	  0022A ("Power State Coordination Interface System Software on
	  ARM processors").

1494 1495 1496
# The GPIO number here must be sorted by descending number. In case of
# a multiplatform kernel, we just want the highest value required by the
# selected platforms.
1497 1498
config ARCH_NR_GPIO
	int
1499 1500
	default 1024 if ARCH_BRCMSTB || ARCH_SHMOBILE || ARCH_TEGRA || \
		ARCH_ZYNQ
1501 1502
	default 512 if ARCH_EXYNOS || ARCH_KEYSTONE || SOC_OMAP5 || \
		SOC_DRA7XX || ARCH_S3C24XX || ARCH_S3C64XX || ARCH_S5PV210
1503
	default 416 if ARCH_SUNXI
1504
	default 392 if ARCH_U8500
1505
	default 352 if ARCH_VT8500
1506
	default 288 if ARCH_ROCKCHIP
1507
	default 264 if MACH_H4700
1508 1509 1510 1511 1512 1513
	default 0
	help
	  Maximum number of GPIOs in the system.

	  If unsure, leave the default value.

1514
source kernel/Kconfig.preempt
Linus Torvalds's avatar
Linus Torvalds committed
1515

1516
config HZ_FIXED
1517
	int
1518
	default 200 if ARCH_EBSA110 || ARCH_S3C24XX || \
1519
		ARCH_S5PV210 || ARCH_EXYNOS4
1520
	default 128 if SOC_AT91RM9200
Russell King's avatar
Russell King committed
1521
	default 0
1522 1523

choice
Russell King's avatar
Russell King committed
1524
	depends on HZ_FIXED = 0
1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548
	prompt "Timer frequency"

config HZ_100
	bool "100 Hz"

config HZ_200
	bool "200 Hz"

config HZ_250
	bool "250 Hz"

config HZ_300
	bool "300 Hz"

config HZ_500
	bool "500 Hz"

config HZ_1000
	bool "1000 Hz"

endchoice

config HZ
	int
Russell King's avatar
Russell King committed
1549
	default HZ_FIXED if HZ_FIXED != 0
1550 1551 1552 1553 1554 1555 1556 1557 1558
	default 100 if HZ_100
	default 200 if HZ_200
	default 250 if HZ_250
	default 300 if HZ_300
	default 500 if HZ_500
	default 1000

config SCHED_HRTICK
	def_bool HIGH_RES_TIMERS
1559

1560
config THUMB2_KERNEL
1561
	bool "Compile the kernel in Thumb-2 mode" if !CPU_THUMBONLY
1562
	depends on (CPU_V7 || CPU_V7M) && !CPU_V6 && !CPU_V6K
1563
	default y if CPU_THUMBONLY
1564 1565
	select AEABI
	select ARM_ASM_UNIFIED
1566
	select ARM_UNWIND
1567 1568 1569 1570 1571 1572 1573
	help
	  By enabling this option, the kernel will be compiled in
	  Thumb-2 mode. A compiler/assembler that understand the unified
	  ARM-Thumb syntax is needed.

	  If unsure, say N.

1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604
config THUMB2_AVOID_R_ARM_THM_JUMP11
	bool "Work around buggy Thumb-2 short branch relocations in gas"
	depends on THUMB2_KERNEL && MODULES
	default y
	help
	  Various binutils versions can resolve Thumb-2 branches to
	  locally-defined, preemptible global symbols as short-range "b.n"
	  branch instructions.

	  This is a problem, because there's no guarantee the final
	  destination of the symbol, or any candidate locations for a
	  trampoline, are within range of the branch.  For this reason, the
	  kernel does not support fixing up the R_ARM_THM_JUMP11 (102)
	  relocation in modules at all, and it makes little sense to add
	  support.

	  The symptom is that the kernel fails with an "unsupported
	  relocation" error when loading some modules.

	  Until fixed tools are available, passing
	  -fno-optimize-sibling-calls to gcc should prevent gcc generating
	  code which hits this problem, at the cost of a bit of extra runtime
	  stack usage in some cases.

	  The problem is described in more detail at:
	      https://bugs.launchpad.net/binutils-linaro/+bug/725126

	  Only Thumb-2 kernels are affected.

	  Unless you are sure your tools don't have this problem, say Y.

1605 1606 1607
config ARM_ASM_UNIFIED
	bool

1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622
config AEABI
	bool "Use the ARM EABI to compile the kernel"
	help
	  This option allows for the kernel to be compiled using the latest
	  ARM ABI (aka EABI).  This is only useful if you are using a user
	  space environment that is also compiled with EABI.

	  Since there are major incompatibilities between the legacy ABI and
	  EABI, especially with regard to structure member alignment, this
	  option also changes the kernel syscall calling convention to
	  disambiguate both ABIs and allow for backward compatibility support
	  (selected with CONFIG_OABI_COMPAT).

	  To use this you need GCC version 4.0.0 or later.

1623
config OABI_COMPAT
1624
	bool "Allow old ABI binaries to run with this kernel (EXPERIMENTAL)"
1625
	depends on AEABI && !THUMB2_KERNEL
1626 1627 1628 1629 1630 1631 1632
	help
	  This option preserves the old syscall interface along with the
	  new (ARM EABI) one. It also provides a compatibility layer to
	  intercept syscalls that have structure arguments which layout
	  in memory differs between the legacy ABI and the new ARM EABI
	  (only for non "thumb" binaries). This option adds a tiny
	  overhead to all syscalls and produces a slightly larger kernel.
1633 1634 1635 1636 1637

	  The seccomp filter system will not be available when this is
	  selected, since there is no way yet to sensibly distinguish
	  between calling conventions during filtering.

1638 1639 1640 1641
	  If you know you'll be using only pure EABI user space then you
	  can say N here. If this option is not selected and you attempt
	  to execute a legacy ABI binary then the result will be
	  UNPREDICTABLE (in fact it can be predicted that it won't work
1642
	  at all). If in doubt say N.
1643

1644
config ARCH_HAS_HOLES_MEMORYMODEL
1645 1646
	bool

1647 1648 1649
config ARCH_SPARSEMEM_ENABLE
	bool

1650 1651 1652
config ARCH_SPARSEMEM_DEFAULT
	def_bool ARCH_SPARSEMEM_ENABLE

1653
config ARCH_SELECT_MEMORY_MODEL
1654
	def_bool ARCH_SPARSEMEM_ENABLE
1655

1656 1657 1658
config HAVE_ARCH_PFN_VALID
	def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM

Steve Capper's avatar
Steve Capper committed
1659 1660 1661 1662
config HAVE_GENERIC_RCU_GUP
	def_bool y
	depends on ARM_LPAE

1663
config HIGHMEM
1664 1665
	bool "High Memory Support"
	depends on MMU
1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679
	help
	  The address space of ARM processors is only 4 Gigabytes large
	  and it has to accommodate user address space, kernel address
	  space as well as some memory mapped IO. That means that, if you
	  have a large amount of physical memory and/or IO, not all of the
	  memory can be "permanently mapped" by the kernel. The physical
	  memory that is not permanently mapped is called "high memory".

	  Depending on the selected kernel/user memory split, minimum
	  vmalloc space and actual amount of RAM, you may not need this
	  option which should result in a slightly faster kernel.

	  If unsure, say n.

Russell King's avatar
Russell King committed
1680
config HIGHPTE
1681
	bool "Allocate 2nd-level pagetables from highmem" if EXPERT
Russell King's avatar
Russell King committed
1682
	depends on HIGHMEM
1683
	default y
1684 1685 1686 1687 1688 1689
	help
	  The VM uses one page of physical memory for each page table.
	  For systems with a lot of processes, this can use a lot of
	  precious low memory, eventually leading to low memory being
	  consumed by page tables.  Setting this option will allow
	  user-space 2nd level page tables to reside in high memory.
Russell King's avatar
Russell King committed
1690

1691 1692 1693
config CPU_SW_DOMAIN_PAN
	bool "Enable use of CPU domains to implement privileged no-access"
	depends on MMU && !ARM_LPAE
1694 1695
	default y
	help
1696 1697 1698 1699 1700 1701 1702 1703 1704
	  Increase kernel security by ensuring that normal kernel accesses
	  are unable to access userspace addresses.  This can help prevent
	  use-after-free bugs becoming an exploitable privilege escalation
	  by ensuring that magic values (such as LIST_POISON) will always
	  fault when dereferenced.

	  CPUs with low-vector mappings use a best-efforts implementation.
	  Their lower 1MB needs to remain accessible for the vectors, but
	  the remainder of userspace will become appropriately inaccessible.
Russell King's avatar
Russell King committed
1705

1706
config HW_PERF_EVENTS
1707 1708
	def_bool y
	depends on ARM_PMU
1709

1710 1711 1712 1713
config SYS_SUPPORTS_HUGETLBFS
       def_bool y
       depends on ARM_LPAE

1714 1715 1716 1717
config HAVE_ARCH_TRANSPARENT_HUGEPAGE
       def_bool y
       depends on ARM_LPAE

1718 1719 1720
config ARCH_WANT_GENERAL_HUGETLB
	def_bool y

1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735
config ARM_MODULE_PLTS
	bool "Use PLTs to allow module memory to spill over into vmalloc area"
	depends on MODULES
	help
	  Allocate PLTs when loading modules so that jumps and calls whose
	  targets are too far away for their relative offsets to be encoded
	  in the instructions themselves can be bounced via veneers in the
	  module's PLT. This allows modules to be allocated in the generic
	  vmalloc area after the dedicated module memory area has been
	  exhausted. The modules will use slightly more memory, but after
	  rounding up to page size, the actual memory footprint is usually
	  the same.

	  Say y if you are getting out of memory errors while loading modules

1736 1737
source "mm/Kconfig"

1738
config FORCE_MAX_ZONEORDER
1739
	int "Maximum zone order"
1740
	default "12" if SOC_AM33XX
1741
	default "9" if SA1111 || ARCH_EFM32
1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753
	default "11"
	help
	  The kernel memory allocator divides physically contiguous memory
	  blocks into "zones", where each zone is a power of two number of
	  pages.  This option selects the largest power of two that the kernel
	  keeps in the memory allocator.  If you need to allocate very large
	  blocks of physically contiguous memory, then you may need to
	  increase this value.

	  This config option is actually maximum order plus one. For example,
	  a value of 11 means that the largest free memory block is 2^10 pages.

Linus Torvalds's avatar
Linus Torvalds committed
1754 1755
config ALIGNMENT_TRAP
	bool
1756
	depends on CPU_CP15_MMU
Linus Torvalds's avatar
Linus Torvalds committed
1757
	default y if !ARCH_EBSA110
1758
	select HAVE_PROC_CPU if PROC_FS
Linus Torvalds's avatar
Linus Torvalds committed
1759
	help
1760
	  ARM processors cannot fetch/store information which is not
Linus Torvalds's avatar
Linus Torvalds committed
1761 1762 1763 1764 1765 1766 1767
	  naturally aligned on the bus, i.e., a 4 byte fetch must start at an
	  address divisible by 4. On 32-bit ARM processors, these non-aligned
	  fetch/store instructions will be emulated in software if you say
	  here, which has a severe performance impact. This is necessary for
	  correct operation of some network protocols. With an IP-only
	  configuration it is safe to say N, otherwise say Y.

1768
config UACCESS_WITH_MEMCPY
1769 1770
	bool "Use kernel mem{cpy,set}() for {copy_to,clear}_user()"
	depends on MMU
1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783
	default y if CPU_FEROCEON
	help
	  Implement faster copy_to_user and clear_user methods for CPU
	  cores where a 8-word STM instruction give significantly higher
	  memory write throughput than a sequence of individual 32bit stores.

	  A possible side effect is a slight increase in scheduling latency
	  between threads sharing the same address space if they invoke
	  such copy operations with large buffers.

	  However, if the CPU data cache is using a write-allocate mode,
	  this option is unlikely to provide any performance gain.

Nicolas Pitre's avatar
Nicolas Pitre committed
1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797
config SECCOMP
	bool
	prompt "Enable seccomp to safely compute untrusted bytecode"
	---help---
	  This kernel feature is useful for number crunching applications
	  that may need to compute untrusted bytecode during their
	  execution. By using pipes or other transports made available to
	  the process as file descriptors supporting the read/write
	  syscalls, it's possible to isolate those applications in
	  their own address space using seccomp. Once seccomp is
	  enabled via prctl(PR_SET_SECCOMP), it cannot be disabled
	  and the task is only allowed to execute a few safe syscalls
	  defined by each seccomp mode.

1798 1799 1800 1801 1802 1803
config SWIOTLB
	def_bool y

config IOMMU_HELPER
	def_bool SWIOTLB

1804 1805 1806 1807 1808
config XEN_DOM0
	def_bool y
	depends on XEN

config XEN
1809
	bool "Xen guest support on ARM"
1810
	depends on ARM && AEABI && OF
1811
	depends on CPU_V7 && !CPU_V6
1812
	depends on !GENERIC_ATOMIC64
1813
	depends on MMU
1814
	select ARCH_DMA_ADDR_T_64BIT
1815
	select ARM_PSCI
1816
	select SWIOTLB_XEN
1817 1818 1819
	help
	  Say Y if you want to run Linux in a Virtual Machine on Xen on ARM.

Linus Torvalds's avatar
Linus Torvalds committed
1820 1821 1822 1823
endmenu

menu "Boot options"

1824 1825
config USE_OF
	bool "Flattened Device Tree support"
1826
	select IRQ_DOMAIN
1827 1828 1829 1830
	select OF
	help
	  Include support for flattened device tree machine descriptions.

1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847
config ATAGS
	bool "Support for the traditional ATAGS boot data passing" if USE_OF
	default y
	help
	  This is the traditional way of passing data to the kernel at boot
	  time. If you are solely relying on the flattened device tree (or
	  the ARM_ATAG_DTB_COMPAT option) then you may unselect this option
	  to remove ATAGS support from your kernel binary.  If unsure,
	  leave this to y.

config DEPRECATED_PARAM_STRUCT
	bool "Provide old way to pass kernel parameters"
	depends on ATAGS
	help
	  This was deprecated in 2001 and announced to live on for 5 years.
	  Some old boot loaders still use this way.

Linus Torvalds's avatar
Linus Torvalds committed
1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864
# Compressed boot loader in ROM.  Yes, we really want to ask about
# TEXT and BSS so we preserve their values in the config files.
config ZBOOT_ROM_TEXT
	hex "Compressed ROM boot loader base address"
	default "0"
	help
	  The physical address at which the ROM-able zImage is to be
	  placed in the target.  Platforms which normally make use of
	  ROM-able zImage formats normally set this to a suitable
	  value in their defconfig file.

	  If ZBOOT_ROM is not enabled, this has no effect.

config ZBOOT_ROM_BSS
	hex "Compressed ROM boot loader BSS address"
	default "0"
	help
1865 1866 1867 1868 1869 1870
	  The base address of an area of read/write memory in the target
	  for the ROM-able zImage which must be available while the
	  decompressor is running. It must be large enough to hold the
	  entire decompressed kernel plus an additional 128 KiB.
	  Platforms which normally make use of ROM-able zImage formats
	  normally set this to a suitable value in their defconfig file.
Linus Torvalds's avatar
Linus Torvalds committed
1871 1872 1873 1874 1875 1876

	  If ZBOOT_ROM is not enabled, this has no effect.

config ZBOOT_ROM
	bool "Compressed boot loader in ROM/flash"
	depends on ZBOOT_ROM_TEXT != ZBOOT_ROM_BSS
1877
	depends on !ARM_APPENDED_DTB && !XIP_KERNEL && !AUTO_ZRELADDR
Linus Torvalds's avatar
Linus Torvalds committed
1878 1879 1880 1881
	help
	  Say Y here if you intend to execute your compressed kernel image
	  (zImage) directly from ROM or flash.  If unsure, say N.

1882 1883
config ARM_APPENDED_DTB
	bool "Use appended device tree blob to zImage (EXPERIMENTAL)"
1884
	depends on OF
1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901
	help
	  With this option, the boot code will look for a device tree binary
	  (DTB) appended to zImage
	  (e.g. cat zImage <filename>.dtb > zImage_w_dtb).

	  This is meant as a backward compatibility convenience for those
	  systems with a bootloader that can't be upgraded to accommodate
	  the documented boot protocol using a device tree.

	  Beware that there is very little in terms of protection against
	  this option being confused by leftover garbage in memory that might
	  look like a DTB header after a reboot if no actual DTB is appended
	  to zImage.  Do not leave this option active in a production kernel
	  if you don't intend to always append a DTB.  Proper passing of the
	  location into r2 of a bootloader provided DTB is always preferable
	  to this option.

1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913
config ARM_ATAG_DTB_COMPAT
	bool "Supplement the appended DTB with traditional ATAG information"
	depends on ARM_APPENDED_DTB
	help
	  Some old bootloaders can't be updated to a DTB capable one, yet
	  they provide ATAGs with memory configuration, the ramdisk address,
	  the kernel cmdline string, etc.  Such information is dynamically
	  provided by the bootloader and can't always be stored in a static
	  DTB.  To allow a device tree enabled kernel to be used with such
	  bootloaders, this option allows zImage to extract the information
	  from the ATAG list and store it at run time into the appended DTB.

1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932
choice
	prompt "Kernel command line type" if ARM_ATAG_DTB_COMPAT
	default ARM_ATAG_DTB_COMPAT_CMDLINE_FROM_BOOTLOADER

config ARM_ATAG_DTB_COMPAT_CMDLINE_FROM_BOOTLOADER
	bool "Use bootloader kernel arguments if available"
	help
	  Uses the command-line options passed by the boot loader instead of
	  the device tree bootargs property. If the boot loader doesn't provide
	  any, the device tree bootargs property will be used.

config ARM_ATAG_DTB_COMPAT_CMDLINE_EXTEND
	bool "Extend with bootloader kernel arguments"
	help
	  The command-line arguments provided by the boot loader will be
	  appended to the the device tree bootargs property.

endchoice

Linus Torvalds's avatar
Linus Torvalds committed
1933 1934 1935 1936 1937 1938 1939 1940 1941 1942
config CMDLINE
	string "Default kernel command string"
	default ""
	help
	  On some architectures (EBSA110 and CATS), there is currently no way
	  for the boot loader to pass arguments to the kernel. For these
	  architectures, you should supply some command-line options at build
	  time by entering them here. As a minimum, you should specify the
	  memory size and the root device (e.g., mem=64M root=/dev/nfs).

1943 1944 1945
choice
	prompt "Kernel command line type" if CMDLINE != ""
	default CMDLINE_FROM_BOOTLOADER
1946
	depends on ATAGS
1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960

config CMDLINE_FROM_BOOTLOADER
	bool "Use bootloader kernel arguments if available"
	help
	  Uses the command-line options passed by the boot loader. If
	  the boot loader doesn't provide any, the default kernel command
	  string provided in CMDLINE will be used.

config CMDLINE_EXTEND
	bool "Extend bootloader kernel arguments"
	help
	  The command-line arguments provided by the boot loader will be
	  appended to the default kernel command string.

1961 1962 1963 1964 1965 1966 1967
config CMDLINE_FORCE
	bool "Always use the default kernel command string"
	help
	  Always use the default kernel command string, even if the boot
	  loader passes other arguments to the kernel.
	  This is useful if you cannot or don't want to change the
	  command-line options your boot loader passes to the kernel.
1968
endchoice
1969

Linus Torvalds's avatar
Linus Torvalds committed
1970 1971
config XIP_KERNEL
	bool "Kernel Execute-In-Place from ROM"
1972
	depends on !ARM_LPAE && !ARCH_MULTIPLATFORM
Linus Torvalds's avatar
Linus Torvalds committed
1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999
	help
	  Execute-In-Place allows the kernel to run from non-volatile storage
	  directly addressable by the CPU, such as NOR flash. This saves RAM
	  space since the text section of the kernel is not loaded from flash
	  to RAM.  Read-write sections, such as the data section and stack,
	  are still copied to RAM.  The XIP kernel is not compressed since
	  it has to run directly from flash, so it will take more space to
	  store it.  The flash address used to link the kernel object files,
	  and for storing it, is configuration dependent. Therefore, if you
	  say Y here, you must know the proper physical address where to
	  store the kernel image depending on your own flash memory usage.

	  Also note that the make target becomes "make xipImage" rather than
	  "make zImage" or "make Image".  The final kernel binary to put in
	  ROM memory will be arch/arm/boot/xipImage.

	  If unsure, say N.

config XIP_PHYS_ADDR
	hex "XIP Kernel Physical Location"
	depends on XIP_KERNEL
	default "0x00080000"
	help
	  This is the physical address in your flash memory the kernel will
	  be linked for and stored to.  This address is dependent on your
	  own flash usage.

2000 2001
config KEXEC
	bool "Kexec system call (EXPERIMENTAL)"
2002
	depends on (!SMP || PM_SLEEP_SMP)
2003
	depends on !CPU_V7M
2004
	select KEXEC_CORE
2005 2006 2007
	help
	  kexec is a system call that implements the ability to shutdown your
	  current kernel, and to start another kernel.  It is like a reboot
Matt LaPlante's avatar
Matt LaPlante committed
2008
	  but it is independent of the system firmware.   And like a reboot
2009 2010 2011 2012
	  you can start any kernel with it, not just Linux.

	  It is an ongoing process to be certain the hardware in a machine
	  is properly shutdown, so do not be surprised if this code does not
2013
	  initially work for you.
2014

2015 2016
config ATAGS_PROC
	bool "Export atags in procfs"
2017
	depends on ATAGS && KEXEC
2018
	default y
2019 2020 2021 2022
	help
	  Should the atags used to boot the kernel be exported in an "atags"
	  file in procfs. Useful with kexec.

2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034
config CRASH_DUMP
	bool "Build kdump crash kernel (EXPERIMENTAL)"
	help
	  Generate crash dump after being started by kexec. This should
	  be normally only set in special crash dump kernels which are
	  loaded in the main kernel with kexec-tools into a specially
	  reserved region and then later executed after a crash by
	  kdump/kexec. The crash dump kernel must be compiled to a
	  memory address not used by the main kernel

	  For more details see Documentation/kdump/kdump.txt

2035 2036 2037 2038 2039 2040 2041 2042 2043
config AUTO_ZRELADDR
	bool "Auto calculation of the decompressed kernel image address"
	help
	  ZRELADDR is the physical address where the decompressed kernel
	  image will be placed. If AUTO_ZRELADDR is selected, the address
	  will be determined at run-time by masking the current IP with
	  0xf8000000. This assumes the zImage being placed in the first 128MB
	  from start of memory.

Linus Torvalds's avatar
Linus Torvalds committed
2044 2045
endmenu

2046
menu "CPU Power Management"
Linus Torvalds's avatar
Linus Torvalds committed
2047 2048 2049

source "drivers/cpufreq/Kconfig"

2050 2051 2052 2053
source "drivers/cpuidle/Kconfig"

endmenu

Linus Torvalds's avatar
Linus Torvalds committed
2054 2055 2056 2057 2058 2059
menu "Floating point emulation"

comment "At least one emulation must be selected"

config FPE_NWFPE
	bool "NWFPE math emulation"
2060
	depends on (!AEABI || OABI_COMPAT) && !THUMB2_KERNEL
Linus Torvalds's avatar
Linus Torvalds committed
2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071
	---help---
	  Say Y to include the NWFPE floating point emulator in the kernel.
	  This is necessary to run most binaries. Linux does not currently
	  support floating point hardware so you need to say Y here even if
	  your machine has an FPA or floating point co-processor podule.

	  You may say N here if you are going to load the Acorn FPEmulator
	  early in the bootup.

config FPE_NWFPE_XP
	bool "Support extended precision"
2072
	depends on FPE_NWFPE
Linus Torvalds's avatar
Linus Torvalds committed
2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083
	help
	  Say Y to include 80-bit support in the kernel floating-point
	  emulator.  Otherwise, only 32 and 64-bit support is compiled in.
	  Note that gcc does not generate 80-bit operations by default,
	  so in most cases this option only enlarges the size of the
	  floating point emulator without any good reason.

	  You almost surely want to say N here.

config FPE_FASTFPE
	bool "FastFPE math emulation (EXPERIMENTAL)"
2084
	depends on (!AEABI || OABI_COMPAT) && !CPU_32v3
Linus Torvalds's avatar
Linus Torvalds committed
2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097
	---help---
	  Say Y here to include the FAST floating point emulator in the kernel.
	  This is an experimental much faster emulator which now also has full
	  precision for the mantissa.  It does not support any exceptions.
	  It is very simple, and approximately 3-6 times faster than NWFPE.

	  It should be sufficient for most programs.  It may be not suitable
	  for scientific calculations, but you have to check this for yourself.
	  If you do not feel you need a faster FP emulation you should better
	  choose NWFPE.

config VFP
	bool "VFP-format floating point maths"
2098
	depends on CPU_V6 || CPU_V6K || CPU_ARM926T || CPU_V7 || CPU_FEROCEON
Linus Torvalds's avatar
Linus Torvalds committed
2099 2100 2101 2102 2103 2104 2105 2106 2107
	help
	  Say Y to include VFP support code in the kernel. This is needed
	  if your hardware includes a VFP unit.

	  Please see <file:Documentation/arm/VFP/release-notes.txt> for
	  release notes and additional status information.

	  Say N if your target does not have VFP hardware.

2108 2109 2110 2111 2112
config VFPv3
	bool
	depends on VFP
	default y if CPU_V7

2113 2114 2115 2116 2117 2118 2119
config NEON
	bool "Advanced SIMD (NEON) Extension support"
	depends on VFPv3 && CPU_V7
	help
	  Say Y to include support code for NEON, the ARMv7 Advanced SIMD
	  Extension.

2120 2121
config KERNEL_MODE_NEON
	bool "Support for NEON in kernel mode"
2122
	depends on NEON && AEABI
2123 2124 2125
	help
	  Say Y to include support for NEON in kernel mode.

Linus Torvalds's avatar
Linus Torvalds committed
2126 2127 2128 2129 2130 2131 2132 2133 2134 2135
endmenu

menu "Userspace binary formats"

source "fs/Kconfig.binfmt"

endmenu

menu "Power management options"

2136
source "kernel/power/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
2137

2138
config ARCH_SUSPEND_POSSIBLE
2139
	depends on CPU_ARM920T || CPU_ARM926T || CPU_FEROCEON || CPU_SA1100 || \
2140
		CPU_V6 || CPU_V6K || CPU_V7 || CPU_V7M || CPU_XSC3 || CPU_XSCALE || CPU_MOHAWK
2141 2142
	def_bool y

2143 2144 2145
config ARM_CPU_SUSPEND
	def_bool PM_SLEEP

2146 2147 2148 2149 2150
config ARCH_HIBERNATION_POSSIBLE
	bool
	depends on MMU
	default y if ARCH_SUSPEND_POSSIBLE

Linus Torvalds's avatar
Linus Torvalds committed
2151 2152
endmenu

2153 2154
source "net/Kconfig"

2155
source "drivers/Kconfig"
Linus Torvalds's avatar
Linus Torvalds committed
2156

2157
source "drivers/firmware/Kconfig"
2158
source "ubuntu/Kconfig"
2159

Linus Torvalds's avatar
Linus Torvalds committed
2160 2161 2162 2163 2164 2165 2166
source "fs/Kconfig"

source "arch/arm/Kconfig.debug"

source "security/Kconfig"

source "crypto/Kconfig"
2167 2168 2169
if CRYPTO
source "arch/arm/crypto/Kconfig"
endif
Linus Torvalds's avatar
Linus Torvalds committed
2170 2171

source "lib/Kconfig"
2172 2173

source "arch/arm/kvm/Kconfig"