spi-fsl-spi.c 23.8 KB
Newer Older
1
/*
2
 * Freescale SPI controller driver.
3 4 5 6
 *
 * Maintainer: Kumar Gala
 *
 * Copyright (C) 2006 Polycom, Inc.
7
 * Copyright 2010 Freescale Semiconductor, Inc.
8
 *
9 10 11 12
 * CPM SPI and QE buffer descriptors mode support:
 * Copyright (c) 2009  MontaVista Software, Inc.
 * Author: Anton Vorontsov <avorontsov@ru.mvista.com>
 *
13 14 15 16
 * GRLIB support:
 * Copyright (c) 2012 Aeroflex Gaisler AB.
 * Author: Andreas Larsson <andreas@gaisler.com>
 *
17 18 19 20 21 22
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */
#include <linux/delay.h>
23
#include <linux/dma-mapping.h>
24 25 26 27 28
#include <linux/fsl_devices.h>
#include <linux/gpio.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/kernel.h>
29
#include <linux/mm.h>
30
#include <linux/module.h>
31
#include <linux/mutex.h>
32
#include <linux/of.h>
33 34
#include <linux/of_address.h>
#include <linux/of_irq.h>
35
#include <linux/of_gpio.h>
36 37 38 39 40
#include <linux/of_platform.h>
#include <linux/platform_device.h>
#include <linux/spi/spi.h>
#include <linux/spi/spi_bitbang.h>
#include <linux/types.h>
41

42 43 44 45 46 47 48 49
#ifdef CONFIG_FSL_SOC
#include <sysdev/fsl_soc.h>
#endif

/* Specific to the MPC8306/MPC8309 */
#define IMMR_SPI_CS_OFFSET 0x14c
#define SPI_BOOT_SEL_BIT   0x80000000

Grant Likely's avatar
Grant Likely committed
50
#include "spi-fsl-lib.h"
51 52
#include "spi-fsl-cpm.h"
#include "spi-fsl-spi.h"
53

54
#define TYPE_FSL	0
55
#define TYPE_GRLIB	1
56 57 58 59 60 61 62 63 64

struct fsl_spi_match_data {
	int type;
};

static struct fsl_spi_match_data of_fsl_spi_fsl_config = {
	.type = TYPE_FSL,
};

65 66 67 68
static struct fsl_spi_match_data of_fsl_spi_grlib_config = {
	.type = TYPE_GRLIB,
};

69
static const struct of_device_id of_fsl_spi_match[] = {
70 71 72 73
	{
		.compatible = "fsl,spi",
		.data = &of_fsl_spi_fsl_config,
	},
74 75 76 77
	{
		.compatible = "aeroflexgaisler,spictrl",
		.data = &of_fsl_spi_grlib_config,
	},
78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93
	{}
};
MODULE_DEVICE_TABLE(of, of_fsl_spi_match);

static int fsl_spi_get_type(struct device *dev)
{
	const struct of_device_id *match;

	if (dev->of_node) {
		match = of_match_node(of_fsl_spi_match, dev->of_node);
		if (match && match->data)
			return ((struct fsl_spi_match_data *)match->data)->type;
	}
	return TYPE_FSL;
}

94
static void fsl_spi_change_mode(struct spi_device *spi)
95 96 97
{
	struct mpc8xxx_spi *mspi = spi_master_get_devdata(spi->master);
	struct spi_mpc8xxx_cs *cs = spi->controller_state;
98 99
	struct fsl_spi_reg *reg_base = mspi->reg_base;
	__be32 __iomem *mode = &reg_base->mode;
100 101 102 103 104 105 106 107 108 109 110
	unsigned long flags;

	if (cs->hw_mode == mpc8xxx_spi_read_reg(mode))
		return;

	/* Turn off IRQs locally to minimize time that SPI is disabled. */
	local_irq_save(flags);

	/* Turn off SPI unit prior changing mode */
	mpc8xxx_spi_write_reg(mode, cs->hw_mode & ~SPMODE_ENABLE);

111 112
	/* When in CPM mode, we need to reinit tx and rx. */
	if (mspi->flags & SPI_CPM_MODE) {
113
		fsl_spi_cpm_reinit_txrx(mspi);
114
	}
115
	mpc8xxx_spi_write_reg(mode, cs->hw_mode);
116 117 118
	local_irq_restore(flags);
}

119
static void fsl_spi_chipselect(struct spi_device *spi, int value)
120
{
Anton Vorontsov's avatar
Anton Vorontsov committed
121
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);
122
	struct fsl_spi_platform_data *pdata;
123
	bool pol = spi->mode & SPI_CS_HIGH;
Anton Vorontsov's avatar
Anton Vorontsov committed
124
	struct spi_mpc8xxx_cs	*cs = spi->controller_state;
125

126 127
	pdata = spi->dev.parent->parent->platform_data;

128
	if (value == BITBANG_CS_INACTIVE) {
129 130
		if (pdata->cs_control)
			pdata->cs_control(spi, !pol);
131 132 133
	}

	if (value == BITBANG_CS_ACTIVE) {
Anton Vorontsov's avatar
Anton Vorontsov committed
134 135 136 137
		mpc8xxx_spi->rx_shift = cs->rx_shift;
		mpc8xxx_spi->tx_shift = cs->tx_shift;
		mpc8xxx_spi->get_rx = cs->get_rx;
		mpc8xxx_spi->get_tx = cs->get_tx;
138

139
		fsl_spi_change_mode(spi);
140

141 142
		if (pdata->cs_control)
			pdata->cs_control(spi, pol);
143 144 145
	}
}

146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
static void fsl_spi_qe_cpu_set_shifts(u32 *rx_shift, u32 *tx_shift,
				      int bits_per_word, int msb_first)
{
	*rx_shift = 0;
	*tx_shift = 0;
	if (msb_first) {
		if (bits_per_word <= 8) {
			*rx_shift = 16;
			*tx_shift = 24;
		} else if (bits_per_word <= 16) {
			*rx_shift = 16;
			*tx_shift = 16;
		}
	} else {
		if (bits_per_word <= 8)
			*rx_shift = 8;
	}
}

165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
static void fsl_spi_grlib_set_shifts(u32 *rx_shift, u32 *tx_shift,
				     int bits_per_word, int msb_first)
{
	*rx_shift = 0;
	*tx_shift = 0;
	if (bits_per_word <= 16) {
		if (msb_first) {
			*rx_shift = 16; /* LSB in bit 16 */
			*tx_shift = 32 - bits_per_word; /* MSB in bit 31 */
		} else {
			*rx_shift = 16 - bits_per_word; /* MSB in bit 15 */
		}
	}
}

180 181 182 183
static int mspi_apply_cpu_mode_quirks(struct spi_mpc8xxx_cs *cs,
				struct spi_device *spi,
				struct mpc8xxx_spi *mpc8xxx_spi,
				int bits_per_word)
184
{
185 186
	cs->rx_shift = 0;
	cs->tx_shift = 0;
187
	if (bits_per_word <= 8) {
Anton Vorontsov's avatar
Anton Vorontsov committed
188 189
		cs->get_rx = mpc8xxx_spi_rx_buf_u8;
		cs->get_tx = mpc8xxx_spi_tx_buf_u8;
190
	} else if (bits_per_word <= 16) {
Anton Vorontsov's avatar
Anton Vorontsov committed
191 192
		cs->get_rx = mpc8xxx_spi_rx_buf_u16;
		cs->get_tx = mpc8xxx_spi_tx_buf_u16;
193
	} else if (bits_per_word <= 32) {
Anton Vorontsov's avatar
Anton Vorontsov committed
194 195
		cs->get_rx = mpc8xxx_spi_rx_buf_u32;
		cs->get_tx = mpc8xxx_spi_tx_buf_u32;
196 197 198
	} else
		return -EINVAL;

199 200 201 202 203
	if (mpc8xxx_spi->set_shifts)
		mpc8xxx_spi->set_shifts(&cs->rx_shift, &cs->tx_shift,
					bits_per_word,
					!(spi->mode & SPI_LSB_FIRST));

Anton Vorontsov's avatar
Anton Vorontsov committed
204 205 206 207
	mpc8xxx_spi->rx_shift = cs->rx_shift;
	mpc8xxx_spi->tx_shift = cs->tx_shift;
	mpc8xxx_spi->get_rx = cs->get_rx;
	mpc8xxx_spi->get_tx = cs->get_tx;
208

209 210 211
	return bits_per_word;
}

212 213 214
static int mspi_apply_qe_mode_quirks(struct spi_mpc8xxx_cs *cs,
				struct spi_device *spi,
				int bits_per_word)
215 216 217 218 219 220 221 222 223 224 225 226 227 228 229
{
	/* QE uses Little Endian for words > 8
	 * so transform all words > 8 into 8 bits
	 * Unfortnatly that doesn't work for LSB so
	 * reject these for now */
	/* Note: 32 bits word, LSB works iff
	 * tfcr/rfcr is set to CPMFCR_GBL */
	if (spi->mode & SPI_LSB_FIRST &&
	    bits_per_word > 8)
		return -EINVAL;
	if (bits_per_word > 8)
		return 8; /* pretend its 8 bits */
	return bits_per_word;
}

230 231
static int fsl_spi_setup_transfer(struct spi_device *spi,
					struct spi_transfer *t)
232 233
{
	struct mpc8xxx_spi *mpc8xxx_spi;
234
	int bits_per_word = 0;
235
	u8 pm;
236
	u32 hz = 0;
237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
	struct spi_mpc8xxx_cs	*cs = spi->controller_state;

	mpc8xxx_spi = spi_master_get_devdata(spi->master);

	if (t) {
		bits_per_word = t->bits_per_word;
		hz = t->speed_hz;
	}

	/* spi_transfer level calls that work per-word */
	if (!bits_per_word)
		bits_per_word = spi->bits_per_word;

	if (!hz)
		hz = spi->max_speed_hz;

	if (!(mpc8xxx_spi->flags & SPI_CPM_MODE))
		bits_per_word = mspi_apply_cpu_mode_quirks(cs, spi,
							   mpc8xxx_spi,
							   bits_per_word);
	else if (mpc8xxx_spi->flags & SPI_QE)
		bits_per_word = mspi_apply_qe_mode_quirks(cs, spi,
							  bits_per_word);

	if (bits_per_word < 0)
		return bits_per_word;

264 265 266 267 268
	if (bits_per_word == 32)
		bits_per_word = 0;
	else
		bits_per_word = bits_per_word - 1;

269
	/* mask out bits we are going to set */
270 271 272 273 274
	cs->hw_mode &= ~(SPMODE_LEN(0xF) | SPMODE_DIV16
				  | SPMODE_PM(0xF));

	cs->hw_mode |= SPMODE_LEN(bits_per_word);

Anton Vorontsov's avatar
Anton Vorontsov committed
275
	if ((mpc8xxx_spi->spibrg / hz) > 64) {
276
		cs->hw_mode |= SPMODE_DIV16;
277
		pm = (mpc8xxx_spi->spibrg - 1) / (hz * 64) + 1;
278 279 280
		WARN_ONCE(pm > 16,
			  "%s: Requested speed is too low: %d Hz. Will use %d Hz instead.\n",
			  dev_name(&spi->dev), hz, mpc8xxx_spi->spibrg / 1024);
281
		if (pm > 16)
282
			pm = 16;
283
	} else {
284
		pm = (mpc8xxx_spi->spibrg - 1) / (hz * 4) + 1;
285
	}
Chen Gong's avatar
Chen Gong committed
286 287 288 289
	if (pm)
		pm--;

	cs->hw_mode |= SPMODE_PM(pm);
290

291
	fsl_spi_change_mode(spi);
292 293
	return 0;
}
294

295
static int fsl_spi_cpu_bufs(struct mpc8xxx_spi *mspi,
296 297 298
				struct spi_transfer *t, unsigned int len)
{
	u32 word;
299
	struct fsl_spi_reg *reg_base = mspi->reg_base;
300 301 302 303

	mspi->count = len;

	/* enable rx ints */
304
	mpc8xxx_spi_write_reg(&reg_base->mask, SPIM_NE);
305 306 307

	/* transmit word */
	word = mspi->get_tx(mspi);
308
	mpc8xxx_spi_write_reg(&reg_base->transmit, word);
309 310 311 312

	return 0;
}

313
static int fsl_spi_bufs(struct spi_device *spi, struct spi_transfer *t,
314 315 316
			    bool is_dma_mapped)
{
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);
317
	struct fsl_spi_reg *reg_base;
318 319 320
	unsigned int len = t->len;
	u8 bits_per_word;
	int ret;
321

322
	reg_base = mpc8xxx_spi->reg_base;
323 324 325
	bits_per_word = spi->bits_per_word;
	if (t->bits_per_word)
		bits_per_word = t->bits_per_word;
326

327 328 329 330
	if (bits_per_word > 8) {
		/* invalid length? */
		if (len & 1)
			return -EINVAL;
331
		len /= 2;
332 333 334 335 336
	}
	if (bits_per_word > 16) {
		/* invalid length? */
		if (len & 1)
			return -EINVAL;
337
		len /= 2;
338 339
	}

340 341
	mpc8xxx_spi->tx = t->tx_buf;
	mpc8xxx_spi->rx = t->rx_buf;
342

343
	reinit_completion(&mpc8xxx_spi->done);
344

345
	if (mpc8xxx_spi->flags & SPI_CPM_MODE)
346
		ret = fsl_spi_cpm_bufs(mpc8xxx_spi, t, is_dma_mapped);
347
	else
348
		ret = fsl_spi_cpu_bufs(mpc8xxx_spi, t, len);
349 350
	if (ret)
		return ret;
351

Anton Vorontsov's avatar
Anton Vorontsov committed
352
	wait_for_completion(&mpc8xxx_spi->done);
353 354

	/* disable rx ints */
355
	mpc8xxx_spi_write_reg(&reg_base->mask, 0);
356

357
	if (mpc8xxx_spi->flags & SPI_CPM_MODE)
358
		fsl_spi_cpm_bufs_complete(mpc8xxx_spi);
359

Anton Vorontsov's avatar
Anton Vorontsov committed
360
	return mpc8xxx_spi->count;
361 362
}

363 364
static int fsl_spi_do_one_msg(struct spi_master *master,
			      struct spi_message *m)
365
{
366
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);
367
	struct spi_device *spi = m->spi;
368
	struct spi_transfer *t, *first;
369 370
	unsigned int cs_change;
	const int nsecs = 50;
371
	int status, last_bpw;
372

373 374 375 376 377 378 379 380 381 382 383 384 385 386 387
	/*
	 * In CPU mode, optimize large byte transfers to use larger
	 * bits_per_word values to reduce number of interrupts taken.
	 */
	if (!(mpc8xxx_spi->flags & SPI_CPM_MODE)) {
		list_for_each_entry(t, &m->transfers, transfer_list) {
			if (t->len < 256 || t->bits_per_word != 8)
				continue;
			if ((t->len & 3) == 0)
				t->bits_per_word = 32;
			else if ((t->len & 1) == 0)
				t->bits_per_word = 16;
		}
	}

388
	/* Don't allow changes if CS is active */
389
	cs_change = 1;
390
	list_for_each_entry(t, &m->transfers, transfer_list) {
391 392 393
		if (cs_change)
			first = t;
		cs_change = t->cs_change;
394
		if (first->speed_hz != t->speed_hz) {
395
			dev_err(&spi->dev,
396
				"speed_hz cannot change while CS is active\n");
397
			return -EINVAL;
398 399
		}
	}
400

401
	last_bpw = -1;
402 403 404
	cs_change = 1;
	status = -EINVAL;
	list_for_each_entry(t, &m->transfers, transfer_list) {
405
		if (cs_change || last_bpw != t->bits_per_word)
406 407 408
			status = fsl_spi_setup_transfer(spi, t);
		if (status < 0)
			break;
409
		last_bpw = t->bits_per_word;
410

411
		if (cs_change) {
412
			fsl_spi_chipselect(spi, BITBANG_CS_ACTIVE);
413 414 415 416
			ndelay(nsecs);
		}
		cs_change = t->cs_change;
		if (t->len)
417
			status = fsl_spi_bufs(spi, t, m->is_dma_mapped);
418 419 420
		if (status) {
			status = -EMSGSIZE;
			break;
421
		}
422
		m->actual_length += t->len;
423

424 425
		if (t->delay_usecs)
			udelay(t->delay_usecs);
426

427
		if (cs_change) {
428
			ndelay(nsecs);
429
			fsl_spi_chipselect(spi, BITBANG_CS_INACTIVE);
430
			ndelay(nsecs);
431
		}
432 433 434
	}

	m->status = status;
435
	spi_finalize_current_message(master);
436 437 438

	if (status || !cs_change) {
		ndelay(nsecs);
439
		fsl_spi_chipselect(spi, BITBANG_CS_INACTIVE);
440 441
	}

442
	fsl_spi_setup_transfer(spi, NULL);
443
	return 0;
444 445
}

446
static int fsl_spi_setup(struct spi_device *spi)
447
{
Anton Vorontsov's avatar
Anton Vorontsov committed
448
	struct mpc8xxx_spi *mpc8xxx_spi;
449
	struct fsl_spi_reg *reg_base;
450
	int retval;
451
	u32 hw_mode;
452
	struct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi);
453 454 455 456

	if (!spi->max_speed_hz)
		return -EINVAL;

457
	if (!cs) {
458
		cs = kzalloc(sizeof(*cs), GFP_KERNEL);
459 460
		if (!cs)
			return -ENOMEM;
461
		spi_set_ctldata(spi, cs);
462
	}
Anton Vorontsov's avatar
Anton Vorontsov committed
463
	mpc8xxx_spi = spi_master_get_devdata(spi->master);
464

465 466
	reg_base = mpc8xxx_spi->reg_base;

Thomas Weber's avatar
Thomas Weber committed
467
	hw_mode = cs->hw_mode; /* Save original settings */
468
	cs->hw_mode = mpc8xxx_spi_read_reg(&reg_base->mode);
469 470 471 472 473 474 475 476 477 478 479 480 481
	/* mask out bits we are going to set */
	cs->hw_mode &= ~(SPMODE_CP_BEGIN_EDGECLK | SPMODE_CI_INACTIVEHIGH
			 | SPMODE_REV | SPMODE_LOOP);

	if (spi->mode & SPI_CPHA)
		cs->hw_mode |= SPMODE_CP_BEGIN_EDGECLK;
	if (spi->mode & SPI_CPOL)
		cs->hw_mode |= SPMODE_CI_INACTIVEHIGH;
	if (!(spi->mode & SPI_LSB_FIRST))
		cs->hw_mode |= SPMODE_REV;
	if (spi->mode & SPI_LOOP)
		cs->hw_mode |= SPMODE_LOOP;

482
	retval = fsl_spi_setup_transfer(spi, NULL);
483 484
	if (retval < 0) {
		cs->hw_mode = hw_mode; /* Restore settings */
485
		return retval;
486
	}
487

488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513
	if (mpc8xxx_spi->type == TYPE_GRLIB) {
		if (gpio_is_valid(spi->cs_gpio)) {
			int desel;

			retval = gpio_request(spi->cs_gpio,
					      dev_name(&spi->dev));
			if (retval)
				return retval;

			desel = !(spi->mode & SPI_CS_HIGH);
			retval = gpio_direction_output(spi->cs_gpio, desel);
			if (retval) {
				gpio_free(spi->cs_gpio);
				return retval;
			}
		} else if (spi->cs_gpio != -ENOENT) {
			if (spi->cs_gpio < 0)
				return spi->cs_gpio;
			return -EINVAL;
		}
		/* When spi->cs_gpio == -ENOENT, a hole in the phandle list
		 * indicates to use native chipselect if present, or allow for
		 * an always selected chip
		 */
	}

514 515 516
	/* Initialize chipselect - might be active for SPI_CS_HIGH mode */
	fsl_spi_chipselect(spi, BITBANG_CS_INACTIVE);

517 518 519
	return 0;
}

520 521 522
static void fsl_spi_cleanup(struct spi_device *spi)
{
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);
523
	struct spi_mpc8xxx_cs *cs = spi_get_ctldata(spi);
524 525 526

	if (mpc8xxx_spi->type == TYPE_GRLIB && gpio_is_valid(spi->cs_gpio))
		gpio_free(spi->cs_gpio);
527 528 529

	kfree(cs);
	spi_set_ctldata(spi, NULL);
530 531
}

532
static void fsl_spi_cpu_irq(struct mpc8xxx_spi *mspi, u32 events)
533
{
534 535
	struct fsl_spi_reg *reg_base = mspi->reg_base;

536 537
	/* We need handle RX first */
	if (events & SPIE_NE) {
538
		u32 rx_data = mpc8xxx_spi_read_reg(&reg_base->receive);
539 540 541

		if (mspi->rx)
			mspi->get_rx(rx_data, mspi);
542 543
	}

544
	if ((events & SPIE_NF) == 0)
545
		/* spin until TX is done */
546
		while (((events =
547
			mpc8xxx_spi_read_reg(&reg_base->event)) &
548
						SPIE_NF) == 0)
549
			cpu_relax();
550

551
	/* Clear the events */
552
	mpc8xxx_spi_write_reg(&reg_base->event, events);
553 554 555 556 557

	mspi->count -= 1;
	if (mspi->count) {
		u32 word = mspi->get_tx(mspi);

558
		mpc8xxx_spi_write_reg(&reg_base->transmit, word);
559
	} else {
560
		complete(&mspi->done);
561
	}
562
}
563

564
static irqreturn_t fsl_spi_irq(s32 irq, void *context_data)
565 566 567 568
{
	struct mpc8xxx_spi *mspi = context_data;
	irqreturn_t ret = IRQ_NONE;
	u32 events;
569
	struct fsl_spi_reg *reg_base = mspi->reg_base;
570 571

	/* Get interrupt events(tx/rx) */
572
	events = mpc8xxx_spi_read_reg(&reg_base->event);
573 574 575 576 577 578
	if (events)
		ret = IRQ_HANDLED;

	dev_dbg(mspi->dev, "%s: events %x\n", __func__, events);

	if (mspi->flags & SPI_CPM_MODE)
579
		fsl_spi_cpm_irq(mspi, events);
580
	else
581
		fsl_spi_cpu_irq(mspi, events);
582 583 584

	return ret;
}
585

586 587 588 589 590 591 592
static void fsl_spi_grlib_cs_control(struct spi_device *spi, bool on)
{
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(spi->master);
	struct fsl_spi_reg *reg_base = mpc8xxx_spi->reg_base;
	u32 slvsel;
	u16 cs = spi->chip_select;

593 594 595 596 597 598 599
	if (gpio_is_valid(spi->cs_gpio)) {
		gpio_set_value(spi->cs_gpio, on);
	} else if (cs < mpc8xxx_spi->native_chipselects) {
		slvsel = mpc8xxx_spi_read_reg(&reg_base->slvsel);
		slvsel = on ? (slvsel | (1 << cs)) : (slvsel & ~(1 << cs));
		mpc8xxx_spi_write_reg(&reg_base->slvsel, slvsel);
	}
600 601 602 603
}

static void fsl_spi_grlib_probe(struct device *dev)
{
Jingoo Han's avatar
Jingoo Han committed
604
	struct fsl_spi_platform_data *pdata = dev_get_platdata(dev);
605 606 607 608 609 610 611 612 613 614 615 616 617
	struct spi_master *master = dev_get_drvdata(dev);
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);
	struct fsl_spi_reg *reg_base = mpc8xxx_spi->reg_base;
	int mbits;
	u32 capabilities;

	capabilities = mpc8xxx_spi_read_reg(&reg_base->cap);

	mpc8xxx_spi->set_shifts = fsl_spi_grlib_set_shifts;
	mbits = SPCAP_MAXWLEN(capabilities);
	if (mbits)
		mpc8xxx_spi->max_bits_per_word = mbits + 1;

618
	mpc8xxx_spi->native_chipselects = 0;
619
	if (SPCAP_SSEN(capabilities)) {
620
		mpc8xxx_spi->native_chipselects = SPCAP_SSSZ(capabilities);
621 622
		mpc8xxx_spi_write_reg(&reg_base->slvsel, 0xffffffff);
	}
623
	master->num_chipselect = mpc8xxx_spi->native_chipselects;
624 625 626
	pdata->cs_control = fsl_spi_grlib_cs_control;
}

627
static struct spi_master * fsl_spi_probe(struct device *dev,
628
		struct resource *mem, unsigned int irq)
629
{
Jingoo Han's avatar
Jingoo Han committed
630
	struct fsl_spi_platform_data *pdata = dev_get_platdata(dev);
631
	struct spi_master *master;
Anton Vorontsov's avatar
Anton Vorontsov committed
632
	struct mpc8xxx_spi *mpc8xxx_spi;
633
	struct fsl_spi_reg *reg_base;
634 635 636
	u32 regval;
	int ret = 0;

Anton Vorontsov's avatar
Anton Vorontsov committed
637
	master = spi_alloc_master(dev, sizeof(struct mpc8xxx_spi));
638 639 640 641 642
	if (master == NULL) {
		ret = -ENOMEM;
		goto err;
	}

643
	dev_set_drvdata(dev, master);
644

645
	mpc8xxx_spi_probe(dev, mem, irq);
646

647
	master->setup = fsl_spi_setup;
648
	master->cleanup = fsl_spi_cleanup;
649
	master->transfer_one_message = fsl_spi_do_one_msg;
Anton Vorontsov's avatar
Anton Vorontsov committed
650 651

	mpc8xxx_spi = spi_master_get_devdata(master);
652
	mpc8xxx_spi->max_bits_per_word = 32;
653
	mpc8xxx_spi->type = fsl_spi_get_type(dev);
Anton Vorontsov's avatar
Anton Vorontsov committed
654

655
	ret = fsl_spi_cpm_init(mpc8xxx_spi);
656 657 658
	if (ret)
		goto err_cpm_init;

659
	mpc8xxx_spi->reg_base = devm_ioremap_resource(dev, mem);
660 661
	if (IS_ERR(mpc8xxx_spi->reg_base)) {
		ret = PTR_ERR(mpc8xxx_spi->reg_base);
662
		goto err_probe;
663 664 665 666 667
	}

	if (mpc8xxx_spi->type == TYPE_GRLIB)
		fsl_spi_grlib_probe(dev);

668 669 670 671
	master->bits_per_word_mask =
		(SPI_BPW_RANGE_MASK(4, 16) | SPI_BPW_MASK(32)) &
		SPI_BPW_RANGE_MASK(1, mpc8xxx_spi->max_bits_per_word);

672 673 674 675 676 677 678
	if (mpc8xxx_spi->flags & SPI_QE_CPU_MODE)
		mpc8xxx_spi->set_shifts = fsl_spi_qe_cpu_set_shifts;

	if (mpc8xxx_spi->set_shifts)
		/* 8 bits per word and MSB first */
		mpc8xxx_spi->set_shifts(&mpc8xxx_spi->rx_shift,
					&mpc8xxx_spi->tx_shift, 8, 1);
679

680
	/* Register for SPI Interrupt */
681 682
	ret = devm_request_irq(dev, mpc8xxx_spi->irq, fsl_spi_irq,
			       0, "fsl_spi", mpc8xxx_spi);
683 684

	if (ret != 0)
685
		goto err_probe;
686

687
	reg_base = mpc8xxx_spi->reg_base;
688 689

	/* SPI controller initializations */
690 691 692 693
	mpc8xxx_spi_write_reg(&reg_base->mode, 0);
	mpc8xxx_spi_write_reg(&reg_base->mask, 0);
	mpc8xxx_spi_write_reg(&reg_base->command, 0);
	mpc8xxx_spi_write_reg(&reg_base->event, 0xffffffff);
694 695 696

	/* Enable SPI interface */
	regval = pdata->initial_spmode | SPMODE_INIT_VAL | SPMODE_ENABLE;
697 698 699 700
	if (mpc8xxx_spi->max_bits_per_word < 8) {
		regval &= ~SPMODE_LEN(0xF);
		regval |= SPMODE_LEN(mpc8xxx_spi->max_bits_per_word - 1);
	}
701
	if (mpc8xxx_spi->flags & SPI_QE_CPU_MODE)
702 703
		regval |= SPMODE_OP;

704
	mpc8xxx_spi_write_reg(&reg_base->mode, regval);
705

706
	ret = devm_spi_register_master(dev, master);
707
	if (ret < 0)
708
		goto err_probe;
709

710
	dev_info(dev, "at 0x%p (irq = %d), %s mode\n", reg_base,
711
		 mpc8xxx_spi->irq, mpc8xxx_spi_strmode(mpc8xxx_spi->flags));
712

713
	return master;
714

715
err_probe:
716
	fsl_spi_cpm_free(mpc8xxx_spi);
717
err_cpm_init:
718 719
	spi_master_put(master);
err:
720
	return ERR_PTR(ret);
721 722
}

723
static void fsl_spi_cs_control(struct spi_device *spi, bool on)
724
{
725
	struct device *dev = spi->dev.parent->parent;
Jingoo Han's avatar
Jingoo Han committed
726 727
	struct fsl_spi_platform_data *pdata = dev_get_platdata(dev);
	struct mpc8xxx_spi_probe_info *pinfo = to_of_pinfo(pdata);
728 729
	u16 cs = spi->chip_select;

730 731 732 733 734 735 736 737 738 739
	if (cs < pinfo->ngpios) {
		int gpio = pinfo->gpios[cs];
		bool alow = pinfo->alow_flags[cs];

		gpio_set_value(gpio, on ^ alow);
	} else {
		if (WARN_ON_ONCE(cs > pinfo->ngpios || !pinfo->immr_spi_cs))
			return;
		iowrite32be(on ? SPI_BOOT_SEL_BIT : 0, pinfo->immr_spi_cs);
	}
740 741
}

742
static int of_fsl_spi_get_chipselects(struct device *dev)
743
{
744
	struct device_node *np = dev->of_node;
Jingoo Han's avatar
Jingoo Han committed
745
	struct fsl_spi_platform_data *pdata = dev_get_platdata(dev);
Anton Vorontsov's avatar
Anton Vorontsov committed
746
	struct mpc8xxx_spi_probe_info *pinfo = to_of_pinfo(pdata);
747 748
	bool spisel_boot = IS_ENABLED(CONFIG_FSL_SOC) &&
		of_property_read_bool(np, "fsl,spisel_boot");
749
	int ngpios;
750 751 752 753
	int i = 0;
	int ret;

	ngpios = of_gpio_count(np);
754 755
	ngpios = max(ngpios, 0);
	if (ngpios == 0 && !spisel_boot) {
756 757 758 759 760 761 762 763
		/*
		 * SPI w/o chip-select line. One SPI device is still permitted
		 * though.
		 */
		pdata->max_chipselect = 1;
		return 0;
	}

764
	pinfo->ngpios = ngpios;
765 766
	pinfo->gpios = kmalloc_array(ngpios, sizeof(*pinfo->gpios),
				     GFP_KERNEL);
767 768
	if (!pinfo->gpios)
		return -ENOMEM;
769
	memset(pinfo->gpios, -1, ngpios * sizeof(*pinfo->gpios));
770

771
	pinfo->alow_flags = kcalloc(ngpios, sizeof(*pinfo->alow_flags),
772 773 774 775 776 777 778 779 780 781 782 783 784
				    GFP_KERNEL);
	if (!pinfo->alow_flags) {
		ret = -ENOMEM;
		goto err_alloc_flags;
	}

	for (; i < ngpios; i++) {
		int gpio;
		enum of_gpio_flags flags;

		gpio = of_get_gpio_flags(np, i, &flags);
		if (!gpio_is_valid(gpio)) {
			dev_err(dev, "invalid gpio #%d: %d\n", i, gpio);
785
			ret = gpio;
786 787 788 789 790 791 792 793 794 795 796 797 798 799 800
			goto err_loop;
		}

		ret = gpio_request(gpio, dev_name(dev));
		if (ret) {
			dev_err(dev, "can't request gpio #%d: %d\n", i, ret);
			goto err_loop;
		}

		pinfo->gpios[i] = gpio;
		pinfo->alow_flags[i] = flags & OF_GPIO_ACTIVE_LOW;

		ret = gpio_direction_output(pinfo->gpios[i],
					    pinfo->alow_flags[i]);
		if (ret) {
801 802 803
			dev_err(dev,
				"can't set output direction for gpio #%d: %d\n",
				i, ret);
804 805 806 807
			goto err_loop;
		}
	}

808 809 810 811 812 813 814 815 816 817 818 819
#if IS_ENABLED(CONFIG_FSL_SOC)
	if (spisel_boot) {
		pinfo->immr_spi_cs = ioremap(get_immrbase() + IMMR_SPI_CS_OFFSET, 4);
		if (!pinfo->immr_spi_cs) {
			ret = -ENOMEM;
			i = ngpios - 1;
			goto err_loop;
		}
	}
#endif

	pdata->max_chipselect = ngpios + spisel_boot;
820
	pdata->cs_control = fsl_spi_cs_control;
821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838

	return 0;

err_loop:
	while (i >= 0) {
		if (gpio_is_valid(pinfo->gpios[i]))
			gpio_free(pinfo->gpios[i]);
		i--;
	}

	kfree(pinfo->alow_flags);
	pinfo->alow_flags = NULL;
err_alloc_flags:
	kfree(pinfo->gpios);
	pinfo->gpios = NULL;
	return ret;
}

839
static int of_fsl_spi_free_chipselects(struct device *dev)
840
{
Jingoo Han's avatar
Jingoo Han committed
841
	struct fsl_spi_platform_data *pdata = dev_get_platdata(dev);
Anton Vorontsov's avatar
Anton Vorontsov committed
842
	struct mpc8xxx_spi_probe_info *pinfo = to_of_pinfo(pdata);
843 844 845 846 847 848 849 850 851 852 853 854 855 856 857
	int i;

	if (!pinfo->gpios)
		return 0;

	for (i = 0; i < pdata->max_chipselect; i++) {
		if (gpio_is_valid(pinfo->gpios[i]))
			gpio_free(pinfo->gpios[i]);
	}

	kfree(pinfo->gpios);
	kfree(pinfo->alow_flags);
	return 0;
}

858
static int of_fsl_spi_probe(struct platform_device *ofdev)
859 860
{
	struct device *dev = &ofdev->dev;
861
	struct device_node *np = ofdev->dev.of_node;
862 863
	struct spi_master *master;
	struct resource mem;
864
	int irq = 0, type;
865 866
	int ret = -ENOMEM;

867
	ret = of_mpc8xxx_spi_probe(ofdev);
868 869
	if (ret)
		return ret;
870

871 872 873 874 875 876
	type = fsl_spi_get_type(&ofdev->dev);
	if (type == TYPE_FSL) {
		ret = of_fsl_spi_get_chipselects(dev);
		if (ret)
			goto err;
	}
877 878 879 880 881

	ret = of_address_to_resource(np, 0, &mem);
	if (ret)
		goto err;

882 883
	irq = irq_of_parse_and_map(np, 0);
	if (!irq) {
884 885 886 887
		ret = -EINVAL;
		goto err;
	}

888
	master = fsl_spi_probe(dev, &mem, irq);
889 890 891 892 893 894 895 896
	if (IS_ERR(master)) {
		ret = PTR_ERR(master);
		goto err;
	}

	return 0;

err:
897
	irq_dispose_mapping(irq);
898 899
	if (type == TYPE_FSL)
		of_fsl_spi_free_chipselects(dev);
900 901 902
	return ret;
}

903
static int of_fsl_spi_remove(struct platform_device *ofdev)
904
{
905
	struct spi_master *master = platform_get_drvdata(ofdev);
906
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);
907

908
	fsl_spi_cpm_free(mpc8xxx_spi);
909 910
	if (mpc8xxx_spi->type == TYPE_FSL)
		of_fsl_spi_free_chipselects(&ofdev->dev);
911 912 913
	return 0;
}

914
static struct platform_driver of_fsl_spi_driver = {
915
	.driver = {
916 917
		.name = "fsl_spi",
		.of_match_table = of_fsl_spi_match,
918
	},
919
	.probe		= of_fsl_spi_probe,
920
	.remove		= of_fsl_spi_remove,
921 922 923 924
};

#ifdef CONFIG_MPC832x_RDB
/*
925
 * XXX XXX XXX
926 927 928 929 930
 * This is "legacy" platform driver, was used by the MPC8323E-RDB boards
 * only. The driver should go away soon, since newer MPC8323E-RDB's device
 * tree can work with OpenFirmware driver. But for now we support old trees
 * as well.
 */
931
static int plat_mpc8xxx_spi_probe(struct platform_device *pdev)
932 933
{
	struct resource *mem;
934
	int irq;
935 936
	struct spi_master *master;

Jingoo Han's avatar
Jingoo Han committed
937
	if (!dev_get_platdata(&pdev->dev))
938 939 940 941 942 943 944
		return -EINVAL;

	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!mem)
		return -EINVAL;

	irq = platform_get_irq(pdev, 0);
945
	if (irq <= 0)
946 947
		return -EINVAL;

948
	master = fsl_spi_probe(&pdev->dev, mem, irq);
949
	return PTR_ERR_OR_ZERO(master);
950 951
}

952
static int plat_mpc8xxx_spi_remove(struct platform_device *pdev)
953
{
954 955 956 957 958 959
	struct spi_master *master = platform_get_drvdata(pdev);
	struct mpc8xxx_spi *mpc8xxx_spi = spi_master_get_devdata(master);

	fsl_spi_cpm_free(mpc8xxx_spi);

	return 0;
960 961
}

Anton Vorontsov's avatar
Anton Vorontsov committed
962 963 964
MODULE_ALIAS("platform:mpc8xxx_spi");
static struct platform_driver mpc8xxx_spi_driver = {
	.probe = plat_mpc8xxx_spi_probe,
965
	.remove = plat_mpc8xxx_spi_remove,
966
	.driver = {
Anton Vorontsov's avatar
Anton Vorontsov committed
967
		.name = "mpc8xxx_spi",
968 969 970
	},
};

971 972 973 974
static bool legacy_driver_failed;

static void __init legacy_driver_register(void)
{
Anton Vorontsov's avatar
Anton Vorontsov committed
975
	legacy_driver_failed = platform_driver_register(&mpc8xxx_spi_driver);
976 977 978 979 980 981
}

static void __exit legacy_driver_unregister(void)
{
	if (legacy_driver_failed)
		return;
Anton Vorontsov's avatar
Anton Vorontsov committed
982
	platform_driver_unregister(&mpc8xxx_spi_driver);
983 984 985 986 987 988
}
#else
static void __init legacy_driver_register(void) {}
static void __exit legacy_driver_unregister(void) {}
#endif /* CONFIG_MPC832x_RDB */

989
static int __init fsl_spi_init(void)
990
{
991
	legacy_driver_register();
992
	return platform_driver_register(&of_fsl_spi_driver);
993
}
994
module_init(fsl_spi_init);
995

996
static void __exit fsl_spi_exit(void)
997
{
998
	platform_driver_unregister(&of_fsl_spi_driver);
999
	legacy_driver_unregister();
1000
}
1001
module_exit(fsl_spi_exit);
1002 1003

MODULE_AUTHOR("Kumar Gala");
1004
MODULE_DESCRIPTION("Simple Freescale SPI Driver");
1005
MODULE_LICENSE("GPL");