• Chen-Yu Tsai's avatar
    mmc: sunxi: Fix clock rate passed to sunxi_mmc_clk_set_phase · 082bb85f
    Chen-Yu Tsai authored
    sunxi_mmc_clk_set_phase expects the actual card clock rate to be passed
    to it. When the internal divider code was reworked in change ("mmc: sunxi:
    Support MMC DDR52 transfer mode with new timing mode"), this requirement
    was missed, and the module clock rate was passed in instead. This broke 8
    bit DDR MMC on old controllers, as the module clock rate is double the
    card clock rate, for which we have no valid delay settings.
    
    Fix this by applying the internal divider to the clock rate right after
    we configure it in hardware.
    Signed-off-by: default avatarChen-Yu Tsai <wens@csie.org>
    Signed-off-by: default avatarUlf Hansson <ulf.hansson@linaro.org>
    082bb85f
sunxi-mmc.c 37.9 KB