-
Joseph Lo authored
Add essential DFLL clock properties for Tegra210. Signed-off-by:
Joseph Lo <josephl@nvidia.com> Acked-by:
Jon Hunter <jonathanh@nvidia.com> Signed-off-by:
Thierry Reding <treding@nvidia.com>
2ceed593
lab.nexedi.com will be down from Thursday, 20 March 2025, 07:30:00 UTC for a duration of approximately 2 hours
Add essential DFLL clock properties for Tegra210. Signed-off-by:Joseph Lo <josephl@nvidia.com> Acked-by:
Jon Hunter <jonathanh@nvidia.com> Signed-off-by:
Thierry Reding <treding@nvidia.com>