You need to sign in or sign up before continuing.
-
Thierry Reding authored
The memory controller on Tegra132 is very similar to the one found on Tegra124. But the Denver CPUs don't have an outer cache, so dcache maintenance is done slightly differently. Signed-off-by:Thierry Reding <treding@nvidia.com>
242b1d71
