• Jim Quinlan's avatar
    PCI: brcmstb: Configure HW CLKREQ# mode appropriate for downstream device · e2596dcf
    Jim Quinlan authored
    The Broadcom STB/CM PCIe HW core, which is also used in RPi SOCs, must be
    deliberately set by the PCIe RC HW into one of three mutually exclusive
    modes:
    
    "safe" -- No CLKREQ# expected or required, refclk is always provided.  This
        mode should work for all devices but is not be capable of any refclk
        power savings.
    
    "no-l1ss" -- CLKREQ# is expected to be driven by the downstream device for
        CPM and ASPM L0s and L1.  Provides Clock Power Management, L0s, and L1,
        but cannot provide L1 substate (L1SS) power savings. If the downstream
        device connected to the RC is L1SS capable AND the OS enables L1SS, all
        PCIe traffic may abruptly halt, potentially hanging the system.
    
    "default" -- Bidirectional CLKREQ# between the RC and downstream device.
        Provides ASPM L0s, L1, and L1SS, but not compliant to provide Clock
        Power Management; specifically, may not be able to meet the T_CLRon max
        timing of 400ns as specified in "Dynamic Clock Control", section
        3.2.5.2.2 of the PCIe Express Mini CEM 2.1 specification.  This
        situation is atypical and should happen only with older devices.
    
    Previously, this driver always set the mode to "no-l1ss", as almost all
    STB/CM boards operate in this mode.  But now there is interest in
    activating L1SS power savings from STB/CM customers, which requires "aspm"
    mode.  In addition, a bug was filed for RPi4 CM platform because most
    devices did not work in "no-l1ss" mode.
    
    Note that the mode is specified by the DT property "brcm,clkreq-mode".  If
    this property is omitted, then "default" mode is chosen.
    
    Note: Since L1 substates are now possible, a modification was made
    regarding an internal bus timeout: During long periods of the PCIe RC HW
    being in an L1SS sleep state, there may be a timeout on an internal bus
    access, even though there may not be any PCIe access involved.  Such a
    timeout will cause a subsequent CPU abort.
    
    Closes: https://bugzilla.kernel.org/show_bug.cgi?id=217276
    Link: https://lore.kernel.org/linux-pci/20231113185607.1756-3-james.quinlan@broadcom.comTested-by: default avatarCyril Brulebois <cyril@debamax.com>
    Tested-by: default avatarFlorian Fainelli <florian.fainelli@broadcom.com>
    Signed-off-by: default avatarJim Quinlan <james.quinlan@broadcom.com>
    Signed-off-by: default avatarKrzysztof Wilczyński <kwilczynski@kernel.org>
    e2596dcf
pcie-brcmstb.c 48.7 KB