Calculate data timeout correctly.
Obtain MCLK rate from clock subsystem.
Limit max clock rate properly.
Use clock bypass mode for fast data rates.