Add memory barriers to ensure that all load operations have
  completed before the (MMIO) write to the ISP's registers.
Signed-off-by: Andrew Vasquez <andrew.vasquez@qlogic.com>
Signed-off-by: James Bottomley <James.Bottomley@SteelEye.com>