-
Martin Blumenstingl authored
This exposes the MPLL2 clock as this is one of the input clocks of the ethernet controller's internal mux. Signed-off-by:
Martin Blumenstingl <martin.blumenstingl@googlemail.com> Acked-by:
Stephen Boyd <sboyd@codeaurora.org> Signed-off-by:
Kevin Hilman <khilman@baylibre.com>
ed6f4b51