Commit 06aeb753 authored by Xiaojian Du's avatar Xiaojian Du Committed by Alex Deucher

drm/amdgpu: handle asics with 1 SDMA instance

This patch will handle asics with 1 SDMA instance.
Signed-off-by: default avatarXiaojian Du <Xiaojian.Du@amd.com>
Reviewed-by: default avatarHuang Rui <ray.huang@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent c1eeb3d2
...@@ -252,8 +252,9 @@ static int soc21_read_register(struct amdgpu_device *adev, u32 se_num, ...@@ -252,8 +252,9 @@ static int soc21_read_register(struct amdgpu_device *adev, u32 se_num,
*value = 0; *value = 0;
for (i = 0; i < ARRAY_SIZE(soc21_allowed_read_registers); i++) { for (i = 0; i < ARRAY_SIZE(soc21_allowed_read_registers); i++) {
en = &soc21_allowed_read_registers[i]; en = &soc21_allowed_read_registers[i];
if (reg_offset != if ((i == 7 && (adev->sdma.num_instances == 1)) || /* some asics don't have SDMA1 */
(adev->reg_offset[en->hwip][en->inst][en->seg] + en->reg_offset)) reg_offset !=
(adev->reg_offset[en->hwip][en->inst][en->seg] + en->reg_offset))
continue; continue;
*value = soc21_get_register_value(adev, *value = soc21_get_register_value(adev,
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment