Commit 1ee8299a authored by Magnus Damm's avatar Magnus Damm Committed by Rafael J. Wysocki

ARM: mach-shmobile: Use 0x3400 as INTCS vector offset

Update mach-shmobile to use 0x3400 as INTCS_VECT_BASE.

Since the ARM architecture a little while back added support
for 10 bit irqs we can now undo the previously merged commit
9b7c23ad and use 0x3400 as
INTCS vector base.

This change is necessary to avoid overlapping of interrupt
ranges so separate IRQ domains can be used for different INTC
instances. Without this fix the vectors used by various INTC
instances are overlapping on for instance sh7372 which works
at the moment but breaks upcoming IRQ domain support.
Signed-off-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarRafael J. Wysocki <rjw@sisk.pl>
parent d7e7e4ff
...@@ -7,7 +7,7 @@ ...@@ -7,7 +7,7 @@
#define gic_spi(nr) ((nr) + 32) #define gic_spi(nr) ((nr) + 32)
/* INTCS */ /* INTCS */
#define INTCS_VECT_BASE 0x2200 #define INTCS_VECT_BASE 0x3400
#define INTCS_VECT(n, vect) INTC_VECT((n), INTCS_VECT_BASE + (vect)) #define INTCS_VECT(n, vect) INTC_VECT((n), INTCS_VECT_BASE + (vect))
#define intcs_evt2irq(evt) evt2irq(INTCS_VECT_BASE + (evt)) #define intcs_evt2irq(evt) evt2irq(INTCS_VECT_BASE + (evt))
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment