Commit 22194e71 authored by Dillon Varone's avatar Dillon Varone Committed by Alex Deucher

drm/amd/display: Program pixclk according to dcn revision

[WHY&HOW]
Pixel clock programming should be built per dcn revision, not hardcoded to use
dcn20.
Reviewed-by: default avatarChris Park <chris.park@amd.com>
Acked-by: default avatarWayne Lin <wayne.lin@amd.com>
Signed-off-by: default avatarDillon Varone <dillon.varone@amd.com>
Tested-by: default avatarDaniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 5b53390e
......@@ -1282,8 +1282,13 @@ void dcn20_build_pipe_pix_clk_params(struct pipe_ctx *pipe_ctx)
static enum dc_status build_pipe_hw_param(struct pipe_ctx *pipe_ctx)
{
struct resource_pool *pool = pipe_ctx->stream->ctx->dc->res_pool;
dcn20_build_pipe_pix_clk_params(pipe_ctx);
if (pool->funcs->build_pipe_pix_clk_params) {
pool->funcs->build_pipe_pix_clk_params(pipe_ctx);
} else {
dcn20_build_pipe_pix_clk_params(pipe_ctx);
}
pipe_ctx->stream->clamping.pixel_encoding = pipe_ctx->stream->timing.pixel_encoding;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment