Commit 24c2573b authored by Thomas Petazzoni's avatar Thomas Petazzoni Committed by Gregory CLEMENT

ARM: mvebu: fix unit address of MPIC nodes

The Device Tree nodes describing the MPIC nodes on Armada 370, 375,
38x and XP had a unit address that did not match the first reg
property, as suggested by the ePAPR. This commit fixes that.

[gregory.clement@free-electrons.com: removed the armada-38x part, as it
was already applied by a previous patch]
Signed-off-by: default avatarThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Signed-off-by: default avatarGregory CLEMENT <gregory.clement@free-electrons.com>
parent 9552203c
...@@ -223,7 +223,7 @@ mbusc: mbus-controller@20000 { ...@@ -223,7 +223,7 @@ mbusc: mbus-controller@20000 {
<0x20250 0x8>; <0x20250 0x8>;
}; };
mpic: interrupt-controller@20000 { mpic: interrupt-controller@20a00 {
compatible = "marvell,mpic"; compatible = "marvell,mpic";
#interrupt-cells = <1>; #interrupt-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
......
...@@ -232,7 +232,7 @@ sscg@18330 { ...@@ -232,7 +232,7 @@ sscg@18330 {
reg = <0x18330 0x4>; reg = <0x18330 0x4>;
}; };
interrupt-controller@20000 { interrupt-controller@20a00 {
reg = <0x20a00 0x1d0>, <0x21870 0x58>; reg = <0x20a00 0x1d0>, <0x21870 0x58>;
}; };
......
...@@ -394,7 +394,7 @@ mbusc: mbus-controller@20000 { ...@@ -394,7 +394,7 @@ mbusc: mbus-controller@20000 {
reg = <0x20000 0x100>, <0x20180 0x20>; reg = <0x20000 0x100>, <0x20180 0x20>;
}; };
mpic: interrupt-controller@20000 { mpic: interrupt-controller@20a00 {
compatible = "marvell,mpic"; compatible = "marvell,mpic";
reg = <0x20a00 0x2d0>, <0x21070 0x58>; reg = <0x20a00 0x2d0>, <0x21070 0x58>;
#interrupt-cells = <1>; #interrupt-cells = <1>;
......
...@@ -154,7 +154,7 @@ cpuclk: clock-complex@18700 { ...@@ -154,7 +154,7 @@ cpuclk: clock-complex@18700 {
clocks = <&coreclk 1>; clocks = <&coreclk 1>;
}; };
interrupt-controller@20000 { interrupt-controller@20a00 {
reg = <0x20a00 0x2d0>, <0x21070 0x58>; reg = <0x20a00 0x2d0>, <0x21070 0x58>;
}; };
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment