Commit 314de2f6 authored by Marek Szyprowski's avatar Marek Szyprowski Committed by Greg Kroah-Hartman

ARM: dts: exynos: Use standard arrays of generic PHYs for EHCI/OHCI devices

Move USB PHYs to a standard arrays for Exynos EHCI/OHCI devices. This
resolves the conflict between Exynos EHCI/OHCI sub-nodes and generic USB
device bindings. Once the Exynos EHCI/OHCI sub-nodes are removed, the
boards can finally provide sub-nodes for the USB devices using generic USB
device bindings.
Suggested-by: default avatarMåns Rullgård <mans@mansr.com>
Signed-off-by: default avatarMarek Szyprowski <m.szyprowski@samsung.com>
Link: https://lore.kernel.org/r/20190726081453.9456-4-m.szyprowski@samsung.comSigned-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
parent 214b606e
......@@ -380,23 +380,8 @@ ehci: ehci@12580000 {
clocks = <&clock CLK_USB_HOST>;
clock-names = "usbhost";
status = "disabled";
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&exynos_usbphy 1>;
status = "disabled";
};
port@1 {
reg = <1>;
phys = <&exynos_usbphy 2>;
status = "disabled";
};
port@2 {
reg = <2>;
phys = <&exynos_usbphy 3>;
status = "disabled";
};
phys = <&exynos_usbphy 1>, <&exynos_usbphy 2>, <&exynos_usbphy 3>;
phy-names = "host", "hsic0", "hsic1";
};
ohci: ohci@12590000 {
......@@ -406,13 +391,8 @@ ohci: ohci@12590000 {
clocks = <&clock CLK_USB_HOST>;
clock-names = "usbhost";
status = "disabled";
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&exynos_usbphy 1>;
status = "disabled";
};
phys = <&exynos_usbphy 1>;
phy-names = "host";
};
gpu: gpu@13000000 {
......
......@@ -204,9 +204,8 @@ &cpu0 {
&ehci {
status = "okay";
port@0 {
status = "okay";
};
phys = <&exynos_usbphy 1>;
phy-names = "host";
};
&exynos_usbphy {
......@@ -520,9 +519,6 @@ &mixer {
&ohci {
status = "okay";
port@0 {
status = "okay";
};
};
&pinctrl_1 {
......
......@@ -146,13 +146,8 @@ &ehci {
/* In order to reset USB ethernet */
samsung,vbus-gpio = <&gpc0 1 GPIO_ACTIVE_HIGH>;
port@0 {
status = "okay";
};
port@2 {
status = "okay";
};
phys = <&exynos_usbphy 1>, <&exynos_usbphy 3>;
phy-names = "host", "hsic1";
};
&exynos_usbphy {
......
......@@ -105,12 +105,8 @@ &usb3503 {
};
&ehci {
port@1 {
status = "okay";
};
port@2 {
status = "okay";
};
phys = <&exynos_usbphy 2>, <&exynos_usbphy 3>;
phy-names = "hsic0", "hsic1";
};
&sound {
......
......@@ -72,9 +72,8 @@ &buck8_reg {
};
&ehci {
port@1 {
status = "okay";
};
phys = <&exynos_usbphy 2>;
phy-names = "hsic0";
};
&mshc_0 {
......
......@@ -88,13 +88,8 @@ &exynos_usbphy {
&ehci {
samsung,vbus-gpio = <&gpx3 5 1>;
status = "okay";
port@1 {
status = "okay";
};
port@2 {
status = "okay";
};
phys = <&exynos_usbphy 2>, <&exynos_usbphy 3>;
phy-names = "hsic0", "hsic1";
};
&fimd {
......
......@@ -617,12 +617,8 @@ ehci: usb@12110000 {
clocks = <&clock CLK_USB2>;
clock-names = "usbhost";
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&usb2_phy_gen 1>;
};
phys = <&usb2_phy_gen 1>;
phy-names = "host";
};
ohci: usb@12120000 {
......@@ -632,12 +628,8 @@ ohci: usb@12120000 {
clocks = <&clock CLK_USB2>;
clock-names = "usbhost";
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&usb2_phy_gen 1>;
};
phys = <&usb2_phy_gen 1>;
phy-names = "host";
};
usb2_phy_gen: phy@12130000 {
......
......@@ -189,26 +189,16 @@ usbhost2: usb@12110000 {
compatible = "samsung,exynos4210-ehci";
reg = <0x12110000 0x100>;
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&usb2_phy 1>;
};
phys = <&usb2_phy 1>;
phy-names = "host";
};
usbhost1: usb@12120000 {
compatible = "samsung,exynos4210-ohci";
reg = <0x12120000 0x100>;
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <0>;
port@0 {
reg = <0>;
phys = <&usb2_phy 1>;
};
phys = <&usb2_phy 1>;
phy-names = "host";
};
usb2_phy: phy@12130000 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment