Commit 485a4046 authored by Sergei Shtylyov's avatar Sergei Shtylyov Committed by Simon Horman

ARM: dts: sk-rzg1e: add Ether pins

Add the (previously omitted) Ether/PHY pin data to the SK-RZG1E board's
device tree.
Signed-off-by: default avatarSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: default avatarSimon Horman <horms+renesas@verge.net.au>
parent 8774ee66
...@@ -39,6 +39,16 @@ scif2_pins: scif2 { ...@@ -39,6 +39,16 @@ scif2_pins: scif2 {
groups = "scif2_data"; groups = "scif2_data";
function = "scif2"; function = "scif2";
}; };
ether_pins: ether {
groups = "eth_link", "eth_mdio", "eth_rmii";
function = "eth";
};
phy1_pins: phy1 {
groups = "intc_irq8";
function = "intc";
};
}; };
&scif2 { &scif2 {
...@@ -49,6 +59,9 @@ &scif2 { ...@@ -49,6 +59,9 @@ &scif2 {
}; };
&ether { &ether {
pinctrl-0 = <&ether_pins &phy1_pins>;
pinctrl-names = "default";
phy-handle = <&phy1>; phy-handle = <&phy1>;
renesas,ether-link-active-low; renesas,ether-link-active-low;
status = "okay"; status = "okay";
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment