Commit 4b210faf authored by Matt Reimer's avatar Matt Reimer Committed by Russell King

[ARM] 4169/1: S3C2410: align to a cache line

Align the code to the start of the next cache line, rather than the start of the next 256-byte page.

(On i386 and ARM, the ".align" assembler directive takes its first argument as the number of low-order bits that must be zero, not the number of words comprising a cache line.)

Supercedes patch 4166.
Signed-off-by: default avatarMatt Reimer <mreimer@vpop.net>
Acked-by: default avatarBen Dooks <ben-linux@fluff.org>
Signed-off-by: default avatarRussell King <rmk+kernel@arm.linux.org.uk>
parent 6fb9c4f8
...@@ -59,7 +59,7 @@ ENTRY(s3c2410_cpu_suspend) ...@@ -59,7 +59,7 @@ ENTRY(s3c2410_cpu_suspend)
b s3c2410_do_sleep @ b s3c2410_do_sleep @
@@ align next bit of code to cache line @@ align next bit of code to cache line
.align 8 .align 5
s3c2410_do_sleep: s3c2410_do_sleep:
streq r7, [ r4 ] @ SDRAM sleep command streq r7, [ r4 ] @ SDRAM sleep command
streq r8, [ r5 ] @ SDRAM power-down config streq r8, [ r5 ] @ SDRAM power-down config
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment