Commit 573594a6 authored by Chen-Yu Tsai's avatar Chen-Yu Tsai Committed by Khalid Elmously

net: stmmac: dwmac-sunxi: Allow all RGMII modes

BugLink: https://bugs.launchpad.net/bugs/1859640

[ Upstream commit 52cc73e5 ]

Allow all the RGMII modes to be used. This would allow us to represent
the hardware better in the device tree with RGMII_ID where in most
cases the PHY's internal delay for both RX and TX are used.

Fixes: af0bd4e9 ("net: stmmac: sunxi platform extensions for GMAC in Allwinner A20 SoC's")
Signed-off-by: default avatarChen-Yu Tsai <wens@csie.org>
Signed-off-by: default avatarDavid S. Miller <davem@davemloft.net>
Signed-off-by: default avatarGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Signed-off-by: default avatarConnor Kuehl <connor.kuehl@canonical.com>
Signed-off-by: default avatarKhalid Elmously <khalid.elmously@canonical.com>
parent 65eb2a58
...@@ -53,7 +53,7 @@ static int sun7i_gmac_init(struct platform_device *pdev, void *priv) ...@@ -53,7 +53,7 @@ static int sun7i_gmac_init(struct platform_device *pdev, void *priv)
* rate, which then uses the auto-reparenting feature of the * rate, which then uses the auto-reparenting feature of the
* clock driver, and enabling/disabling the clock. * clock driver, and enabling/disabling the clock.
*/ */
if (gmac->interface == PHY_INTERFACE_MODE_RGMII) { if (phy_interface_mode_is_rgmii(gmac->interface)) {
clk_set_rate(gmac->tx_clk, SUN7I_GMAC_GMII_RGMII_RATE); clk_set_rate(gmac->tx_clk, SUN7I_GMAC_GMII_RGMII_RATE);
clk_prepare_enable(gmac->tx_clk); clk_prepare_enable(gmac->tx_clk);
gmac->clk_enabled = 1; gmac->clk_enabled = 1;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment