Commit 608465f7 authored by Stephan Gerhold's avatar Stephan Gerhold Committed by Bjorn Andersson

arm64: dts: qcom: msm8916: Fix tsens_mode unit address

The reg address of the tsens_mode nvmem cell is correct but the unit
address does not match (0xec vs 0xef). Fix it. No functional change.

Fixes: 24aafd04 ("arm64: dts: qcom: msm8916: specify per-sensor calibration cells")
Signed-off-by: default avatarStephan Gerhold <stephan.gerhold@kernkonzept.com>
Reviewed-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230308123617.101211-1-stephan.gerhold@kernkonzept.com
parent f03908b2
......@@ -503,7 +503,7 @@ tsens_base2: base2@d7 {
bits = <1 7>;
};
tsens_mode: mode@ec {
tsens_mode: mode@ef {
reg = <0xef 0x1>;
bits = <5 3>;
};
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment