Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
linux
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kirill Smelkov
linux
Commits
617667ba
Commit
617667ba
authored
Nov 30, 2006
by
Ralf Baechle
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[MIPS] Avoid dupliate D-cache flush on R400C / R4400 SC and MC variants.
Signed-off-by:
Ralf Baechle
<
ralf@linux-mips.org
>
parent
0550d9d1
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
7 additions
and
3 deletions
+7
-3
arch/mips/mm/c-r4k.c
arch/mips/mm/c-r4k.c
+7
-3
No files found.
arch/mips/mm/c-r4k.c
View file @
617667ba
...
...
@@ -381,17 +381,21 @@ static inline void local_r4k_flush_cache_mm(void * args)
if
(
!
cpu_context
(
smp_processor_id
(),
mm
))
return
;
r4k_blast_dcache
();
/*
* Kludge alert. For obscure reasons R4000SC and R4400SC go nuts if we
* only flush the primary caches but R10000 and R12000 behave sane ...
* R4000SC and R4400SC indexed S-cache ops also invalidate primary
* caches, so we can bail out early.
*/
if
(
current_cpu_data
.
cputype
==
CPU_R4000SC
||
current_cpu_data
.
cputype
==
CPU_R4000MC
||
current_cpu_data
.
cputype
==
CPU_R4400SC
||
current_cpu_data
.
cputype
==
CPU_R4400MC
)
current_cpu_data
.
cputype
==
CPU_R4400MC
)
{
r4k_blast_scache
();
return
;
}
r4k_blast_dcache
();
}
static
void
r4k_flush_cache_mm
(
struct
mm_struct
*
mm
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment