Commit 6835ad54 authored by Zhou Yanjie's avatar Zhou Yanjie Committed by Linus Walleij

dt-bindings: pinctrl: Add X1000 and X1000E bindings.

Add the pinctrl bindings for the X1000 Soc and
the X1000E Soc from Ingenic.
Signed-off-by: default avatarZhou Yanjie <zhouyanjie@zoho.com>
Link: https://lore.kernel.org/r/1563076436-5338-4-git-send-email-zhouyanjie@zoho.comSigned-off-by: default avatarLinus Walleij <linus.walleij@linaro.org>
parent 0257595a
Ingenic jz47xx pin controller Ingenic XBurst pin controller
Please refer to pinctrl-bindings.txt in this directory for details of the Please refer to pinctrl-bindings.txt in this directory for details of the
common pinctrl bindings used by client devices, including the meaning of the common pinctrl bindings used by client devices, including the meaning of the
phrase "pin configuration node". phrase "pin configuration node".
For the jz47xx SoCs, pin control is tightly bound with GPIO ports. All pins may For the XBurst SoCs, pin control is tightly bound with GPIO ports. All pins may
be used as GPIOs, multiplexed device functions are configured within the be used as GPIOs, multiplexed device functions are configured within the
GPIO port configuration registers and it is typical to refer to pins using the GPIO port configuration registers and it is typical to refer to pins using the
naming scheme "PxN" where x is a character identifying the GPIO port with naming scheme "PxN" where x is a character identifying the GPIO port with
which the pin is associated and N is an integer from 0 to 31 identifying the which the pin is associated and N is an integer from 0 to 31 identifying the
pin within that GPIO port. For example PA0 is the first pin in GPIO port A, and pin within that GPIO port. For example PA0 is the first pin in GPIO port A, and
PB31 is the last pin in GPIO port B. The jz4740 contains 4 GPIO ports, PA to PB31 is the last pin in GPIO port B. The jz4740 and the x1000 contains 4 GPIO
PD, for a total of 128 pins. The jz4760, the jz4770 and the jz4780 contains 6 ports, PA to PD, for a total of 128 pins. The jz4760, the jz4770 and the jz4780
GPIO ports, PA to PF, for a total of 192 pins. contains 6 GPIO ports, PA to PF, for a total of 192 pins.
Required properties: Required properties:
...@@ -25,6 +25,8 @@ Required properties: ...@@ -25,6 +25,8 @@ Required properties:
- "ingenic,jz4760b-pinctrl" - "ingenic,jz4760b-pinctrl"
- "ingenic,jz4770-pinctrl" - "ingenic,jz4770-pinctrl"
- "ingenic,jz4780-pinctrl" - "ingenic,jz4780-pinctrl"
- "ingenic,x1000-pinctrl"
- "ingenic,x1000e-pinctrl"
- reg: Address range of the pinctrl registers. - reg: Address range of the pinctrl registers.
...@@ -36,6 +38,7 @@ Required properties for sub-nodes (GPIO chips): ...@@ -36,6 +38,7 @@ Required properties for sub-nodes (GPIO chips):
- "ingenic,jz4760-gpio" - "ingenic,jz4760-gpio"
- "ingenic,jz4770-gpio" - "ingenic,jz4770-gpio"
- "ingenic,jz4780-gpio" - "ingenic,jz4780-gpio"
- "ingenic,x1000-gpio"
- reg: The GPIO bank number. - reg: The GPIO bank number.
- interrupt-controller: Marks the device node as an interrupt controller. - interrupt-controller: Marks the device node as an interrupt controller.
- interrupts: Interrupt specifier for the controllers interrupt. - interrupts: Interrupt specifier for the controllers interrupt.
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment