Skip to content

L
linux
Commit 6abaa020 authored by Ian Rogers's avatar Ian Rogers Committed by Arnaldo Carvalho de Melo
Browse files
Options

perf vendor events intel: Refresh westmereex events 

Update the westmereex events using the new tooling from:

  https://github.com/intel/perfmon

The events are unchanged but unused json values are removed. This
increases consistency across the json files.
Signed-off-by: default avatarIan Rogers <irogers@google.com>
Acked-by: default avatarKan Liang <kan.liang@linux.intel.com>
Cc: Adrian Hunter <adrian.hunter@intel.com>
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>
Cc: Caleb Biggers <caleb.biggers@intel.com>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Jiri Olsa <jolsa@kernel.org>
Cc: John Garry <john.g.garry@oracle.com>
Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Namhyung Kim <namhyung@kernel.org>
Cc: Perry Taylor <perry.taylor@intel.com>
Cc: Peter Zijlstra <peterz@infradead.org>
Cc: Stephane Eranian <eranian@google.com>
Cc: Xing Zhengjun <zhengjun.xing@linux.intel.com>
Link: https://lore.kernel.org/r/20221215065510.1621979-24-irogers@google.comSigned-off-by: default avatarArnaldo Carvalho de Melo <acme@redhat.com>
parent bcea0838
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 5 additions and 849 deletions
tools/perf/pmu-events/arch/x86/westmereex/cache.json
View file @ 6abaa020
This source diff could not be displayed because it is too large. You can view the blob instead.
tools/perf/pmu-events/arch/x86/westmereex/floating-point.json
View file @ 6abaa020
[ [
{ {
"BriefDescription": "X87 Floating point assists (Precise Event)", "BriefDescription": "X87 Floating point assists (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xF7", "EventCode": "0xF7",
"EventName": "FP_ASSIST.ALL", "EventName": "FP_ASSIST.ALL",
"PEBS": "1", "PEBS": "1",
...@@ -10,7 +9,6 @@ ...@@ -10,7 +9,6 @@
}, },
{ {
"BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)", "BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xF7", "EventCode": "0xF7",
"EventName": "FP_ASSIST.INPUT", "EventName": "FP_ASSIST.INPUT",
"PEBS": "1", "PEBS": "1",
...@@ -19,7 +17,6 @@ ...@@ -19,7 +17,6 @@
}, },
{ {
"BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)", "BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xF7", "EventCode": "0xF7",
"EventName": "FP_ASSIST.OUTPUT", "EventName": "FP_ASSIST.OUTPUT",
"PEBS": "1", "PEBS": "1",
...@@ -28,7 +25,6 @@ ...@@ -28,7 +25,6 @@
}, },
{ {
"BriefDescription": "MMX Uops", "BriefDescription": "MMX Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.MMX", "EventName": "FP_COMP_OPS_EXE.MMX",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -36,7 +32,6 @@ ...@@ -36,7 +32,6 @@
}, },
{ {
"BriefDescription": "SSE2 integer Uops", "BriefDescription": "SSE2 integer Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER", "EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -44,7 +39,6 @@ ...@@ -44,7 +39,6 @@
}, },
{ {
"BriefDescription": "SSE* FP double precision Uops", "BriefDescription": "SSE* FP double precision Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION", "EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -52,7 +46,6 @@ ...@@ -52,7 +46,6 @@
}, },
{ {
"BriefDescription": "SSE and SSE2 FP Uops", "BriefDescription": "SSE and SSE2 FP Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE_FP", "EventName": "FP_COMP_OPS_EXE.SSE_FP",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -60,7 +53,6 @@ ...@@ -60,7 +53,6 @@
}, },
{ {
"BriefDescription": "SSE FP packed Uops", "BriefDescription": "SSE FP packed Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED", "EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -68,7 +60,6 @@ ...@@ -68,7 +60,6 @@
}, },
{ {
"BriefDescription": "SSE FP scalar Uops", "BriefDescription": "SSE FP scalar Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR", "EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -76,7 +67,6 @@ ...@@ -76,7 +67,6 @@
}, },
{ {
"BriefDescription": "SSE* FP single precision Uops", "BriefDescription": "SSE* FP single precision Uops",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION", "EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -84,7 +74,6 @@ ...@@ -84,7 +74,6 @@
}, },
{ {
"BriefDescription": "Computational floating-point operations executed", "BriefDescription": "Computational floating-point operations executed",
"Counter": "0,1,2,3",
"EventCode": "0x10", "EventCode": "0x10",
"EventName": "FP_COMP_OPS_EXE.X87", "EventName": "FP_COMP_OPS_EXE.X87",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -92,7 +81,6 @@ ...@@ -92,7 +81,6 @@
}, },
{ {
"BriefDescription": "All Floating Point to and from MMX transitions", "BriefDescription": "All Floating Point to and from MMX transitions",
"Counter": "0,1,2,3",
"EventCode": "0xCC", "EventCode": "0xCC",
"EventName": "FP_MMX_TRANS.ANY", "EventName": "FP_MMX_TRANS.ANY",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -100,7 +88,6 @@ ...@@ -100,7 +88,6 @@
}, },
{ {
"BriefDescription": "Transitions from MMX to Floating Point instructions", "BriefDescription": "Transitions from MMX to Floating Point instructions",
"Counter": "0,1,2,3",
"EventCode": "0xCC", "EventCode": "0xCC",
"EventName": "FP_MMX_TRANS.TO_FP", "EventName": "FP_MMX_TRANS.TO_FP",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -108,7 +95,6 @@ ...@@ -108,7 +95,6 @@
}, },
{ {
"BriefDescription": "Transitions from Floating Point to MMX instructions", "BriefDescription": "Transitions from Floating Point to MMX instructions",
"Counter": "0,1,2,3",
"EventCode": "0xCC", "EventCode": "0xCC",
"EventName": "FP_MMX_TRANS.TO_MMX", "EventName": "FP_MMX_TRANS.TO_MMX",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -116,7 +102,6 @@ ...@@ -116,7 +102,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer pack operations", "BriefDescription": "128 bit SIMD integer pack operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.PACK", "EventName": "SIMD_INT_128.PACK",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -124,7 +109,6 @@ ...@@ -124,7 +109,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer arithmetic operations", "BriefDescription": "128 bit SIMD integer arithmetic operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.PACKED_ARITH", "EventName": "SIMD_INT_128.PACKED_ARITH",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -132,7 +116,6 @@ ...@@ -132,7 +116,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer logical operations", "BriefDescription": "128 bit SIMD integer logical operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.PACKED_LOGICAL", "EventName": "SIMD_INT_128.PACKED_LOGICAL",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -140,7 +123,6 @@ ...@@ -140,7 +123,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer multiply operations", "BriefDescription": "128 bit SIMD integer multiply operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.PACKED_MPY", "EventName": "SIMD_INT_128.PACKED_MPY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -148,7 +130,6 @@ ...@@ -148,7 +130,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer shift operations", "BriefDescription": "128 bit SIMD integer shift operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.PACKED_SHIFT", "EventName": "SIMD_INT_128.PACKED_SHIFT",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -156,7 +137,6 @@ ...@@ -156,7 +137,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer shuffle/move operations", "BriefDescription": "128 bit SIMD integer shuffle/move operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.SHUFFLE_MOVE", "EventName": "SIMD_INT_128.SHUFFLE_MOVE",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -164,7 +144,6 @@ ...@@ -164,7 +144,6 @@
}, },
{ {
"BriefDescription": "128 bit SIMD integer unpack operations", "BriefDescription": "128 bit SIMD integer unpack operations",
"Counter": "0,1,2,3",
"EventCode": "0x12", "EventCode": "0x12",
"EventName": "SIMD_INT_128.UNPACK", "EventName": "SIMD_INT_128.UNPACK",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -172,7 +151,6 @@ ...@@ -172,7 +151,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit pack operations", "BriefDescription": "SIMD integer 64 bit pack operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.PACK", "EventName": "SIMD_INT_64.PACK",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -180,7 +158,6 @@ ...@@ -180,7 +158,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit arithmetic operations", "BriefDescription": "SIMD integer 64 bit arithmetic operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.PACKED_ARITH", "EventName": "SIMD_INT_64.PACKED_ARITH",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -188,7 +165,6 @@ ...@@ -188,7 +165,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit logical operations", "BriefDescription": "SIMD integer 64 bit logical operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.PACKED_LOGICAL", "EventName": "SIMD_INT_64.PACKED_LOGICAL",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -196,7 +172,6 @@ ...@@ -196,7 +172,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit packed multiply operations", "BriefDescription": "SIMD integer 64 bit packed multiply operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.PACKED_MPY", "EventName": "SIMD_INT_64.PACKED_MPY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -204,7 +179,6 @@ ...@@ -204,7 +179,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit shift operations", "BriefDescription": "SIMD integer 64 bit shift operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.PACKED_SHIFT", "EventName": "SIMD_INT_64.PACKED_SHIFT",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -212,7 +186,6 @@ ...@@ -212,7 +186,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit shuffle/move operations", "BriefDescription": "SIMD integer 64 bit shuffle/move operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.SHUFFLE_MOVE", "EventName": "SIMD_INT_64.SHUFFLE_MOVE",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -220,7 +193,6 @@ ...@@ -220,7 +193,6 @@
}, },
{ {
"BriefDescription": "SIMD integer 64 bit unpack operations", "BriefDescription": "SIMD integer 64 bit unpack operations",
"Counter": "0,1,2,3",
"EventCode": "0xFD", "EventCode": "0xFD",
"EventName": "SIMD_INT_64.UNPACK", "EventName": "SIMD_INT_64.UNPACK",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
......
tools/perf/pmu-events/arch/x86/westmereex/frontend.json
View file @ 6abaa020
[ [
{ {
"BriefDescription": "Instructions decoded", "BriefDescription": "Instructions decoded",
"Counter": "0,1,2,3",
"EventCode": "0xD0", "EventCode": "0xD0",
"EventName": "MACRO_INSTS.DECODED", "EventName": "MACRO_INSTS.DECODED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -9,7 +8,6 @@ ...@@ -9,7 +8,6 @@
}, },
{ {
"BriefDescription": "Macro-fused instructions decoded", "BriefDescription": "Macro-fused instructions decoded",
"Counter": "0,1,2,3",
"EventCode": "0xA6", "EventCode": "0xA6",
"EventName": "MACRO_INSTS.FUSIONS_DECODED", "EventName": "MACRO_INSTS.FUSIONS_DECODED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -17,7 +15,6 @@ ...@@ -17,7 +15,6 @@
}, },
{ {
"BriefDescription": "Two Uop instructions decoded", "BriefDescription": "Two Uop instructions decoded",
"Counter": "0,1,2,3",
"EventCode": "0x19", "EventCode": "0x19",
"EventName": "TWO_UOP_INSTS_DECODED", "EventName": "TWO_UOP_INSTS_DECODED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
......
tools/perf/pmu-events/arch/x86/westmereex/other.json
View file @ 6abaa020
[ [
{ {
"BriefDescription": "ES segment renames", "BriefDescription": "ES segment renames",
"Counter": "0,1,2,3",
"EventCode": "0xD5", "EventCode": "0xD5",
"EventName": "ES_REG_RENAMES", "EventName": "ES_REG_RENAMES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -9,7 +8,6 @@ ...@@ -9,7 +8,6 @@
}, },
{ {
"BriefDescription": "I/O transactions", "BriefDescription": "I/O transactions",
"Counter": "0,1,2,3",
"EventCode": "0x6C", "EventCode": "0x6C",
"EventName": "IO_TRANSACTIONS", "EventName": "IO_TRANSACTIONS",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -17,7 +15,6 @@ ...@@ -17,7 +15,6 @@
}, },
{ {
"BriefDescription": "L1I instruction fetch stall cycles", "BriefDescription": "L1I instruction fetch stall cycles",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "L1I.CYCLES_STALLED", "EventName": "L1I.CYCLES_STALLED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -25,7 +22,6 @@ ...@@ -25,7 +22,6 @@
}, },
{ {
"BriefDescription": "L1I instruction fetch hits", "BriefDescription": "L1I instruction fetch hits",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "L1I.HITS", "EventName": "L1I.HITS",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -33,7 +29,6 @@ ...@@ -33,7 +29,6 @@
}, },
{ {
"BriefDescription": "L1I instruction fetch misses", "BriefDescription": "L1I instruction fetch misses",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "L1I.MISSES", "EventName": "L1I.MISSES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -41,7 +36,6 @@ ...@@ -41,7 +36,6 @@
}, },
{ {
"BriefDescription": "L1I Instruction fetches", "BriefDescription": "L1I Instruction fetches",
"Counter": "0,1,2,3",
"EventCode": "0x80", "EventCode": "0x80",
"EventName": "L1I.READS", "EventName": "L1I.READS",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -49,7 +43,6 @@ ...@@ -49,7 +43,6 @@
}, },
{ {
"BriefDescription": "Large ITLB hit", "BriefDescription": "Large ITLB hit",
"Counter": "0,1,2,3",
"EventCode": "0x82", "EventCode": "0x82",
"EventName": "LARGE_ITLB.HIT", "EventName": "LARGE_ITLB.HIT",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -57,7 +50,6 @@ ...@@ -57,7 +50,6 @@
}, },
{ {
"BriefDescription": "Loads that partially overlap an earlier store", "BriefDescription": "Loads that partially overlap an earlier store",
"Counter": "0,1,2,3",
"EventCode": "0x3", "EventCode": "0x3",
"EventName": "LOAD_BLOCK.OVERLAP_STORE", "EventName": "LOAD_BLOCK.OVERLAP_STORE",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -65,7 +57,6 @@ ...@@ -65,7 +57,6 @@
}, },
{ {
"BriefDescription": "All loads dispatched", "BriefDescription": "All loads dispatched",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "LOAD_DISPATCH.ANY", "EventName": "LOAD_DISPATCH.ANY",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -73,7 +64,6 @@ ...@@ -73,7 +64,6 @@
}, },
{ {
"BriefDescription": "Loads dispatched from the MOB", "BriefDescription": "Loads dispatched from the MOB",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "LOAD_DISPATCH.MOB", "EventName": "LOAD_DISPATCH.MOB",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -81,7 +71,6 @@ ...@@ -81,7 +71,6 @@
}, },
{ {
"BriefDescription": "Loads dispatched that bypass the MOB", "BriefDescription": "Loads dispatched that bypass the MOB",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "LOAD_DISPATCH.RS", "EventName": "LOAD_DISPATCH.RS",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -89,7 +78,6 @@ ...@@ -89,7 +78,6 @@
}, },
{ {
"BriefDescription": "Loads dispatched from stage 305", "BriefDescription": "Loads dispatched from stage 305",
"Counter": "0,1,2,3",
"EventCode": "0x13", "EventCode": "0x13",
"EventName": "LOAD_DISPATCH.RS_DELAYED", "EventName": "LOAD_DISPATCH.RS_DELAYED",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -97,7 +85,6 @@ ...@@ -97,7 +85,6 @@
}, },
{ {
"BriefDescription": "False dependencies due to partial address aliasing", "BriefDescription": "False dependencies due to partial address aliasing",
"Counter": "0,1,2,3",
"EventCode": "0x7", "EventCode": "0x7",
"EventName": "PARTIAL_ADDRESS_ALIAS", "EventName": "PARTIAL_ADDRESS_ALIAS",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -105,7 +92,6 @@ ...@@ -105,7 +92,6 @@
}, },
{ {
"BriefDescription": "All Store buffer stall cycles", "BriefDescription": "All Store buffer stall cycles",
"Counter": "0,1,2,3",
"EventCode": "0x4", "EventCode": "0x4",
"EventName": "SB_DRAIN.ANY", "EventName": "SB_DRAIN.ANY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -113,7 +99,6 @@ ...@@ -113,7 +99,6 @@
}, },
{ {
"BriefDescription": "Segment rename stall cycles", "BriefDescription": "Segment rename stall cycles",
"Counter": "0,1,2,3",
"EventCode": "0xD4", "EventCode": "0xD4",
"EventName": "SEG_RENAME_STALLS", "EventName": "SEG_RENAME_STALLS",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -121,7 +106,6 @@ ...@@ -121,7 +106,6 @@
}, },
{ {
"BriefDescription": "Snoop code requests", "BriefDescription": "Snoop code requests",
"Counter": "0,1,2,3",
"EventCode": "0xB4", "EventCode": "0xB4",
"EventName": "SNOOPQ_REQUESTS.CODE", "EventName": "SNOOPQ_REQUESTS.CODE",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -129,7 +113,6 @@ ...@@ -129,7 +113,6 @@
}, },
{ {
"BriefDescription": "Snoop data requests", "BriefDescription": "Snoop data requests",
"Counter": "0,1,2,3",
"EventCode": "0xB4", "EventCode": "0xB4",
"EventName": "SNOOPQ_REQUESTS.DATA", "EventName": "SNOOPQ_REQUESTS.DATA",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -137,7 +120,6 @@ ...@@ -137,7 +120,6 @@
}, },
{ {
"BriefDescription": "Snoop invalidate requests", "BriefDescription": "Snoop invalidate requests",
"Counter": "0,1,2,3",
"EventCode": "0xB4", "EventCode": "0xB4",
"EventName": "SNOOPQ_REQUESTS.INVALIDATE", "EventName": "SNOOPQ_REQUESTS.INVALIDATE",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -190,7 +172,6 @@ ...@@ -190,7 +172,6 @@
}, },
{ {
"BriefDescription": "Thread responded HIT to snoop", "BriefDescription": "Thread responded HIT to snoop",
"Counter": "0,1,2,3",
"EventCode": "0xB8", "EventCode": "0xB8",
"EventName": "SNOOP_RESPONSE.HIT", "EventName": "SNOOP_RESPONSE.HIT",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -198,7 +179,6 @@ ...@@ -198,7 +179,6 @@
}, },
{ {
"BriefDescription": "Thread responded HITE to snoop", "BriefDescription": "Thread responded HITE to snoop",
"Counter": "0,1,2,3",
"EventCode": "0xB8", "EventCode": "0xB8",
"EventName": "SNOOP_RESPONSE.HITE", "EventName": "SNOOP_RESPONSE.HITE",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -206,7 +186,6 @@ ...@@ -206,7 +186,6 @@
}, },
{ {
"BriefDescription": "Thread responded HITM to snoop", "BriefDescription": "Thread responded HITM to snoop",
"Counter": "0,1,2,3",
"EventCode": "0xB8", "EventCode": "0xB8",
"EventName": "SNOOP_RESPONSE.HITM", "EventName": "SNOOP_RESPONSE.HITM",
"SampleAfterValue": "100000", "SampleAfterValue": "100000",
...@@ -214,7 +193,6 @@ ...@@ -214,7 +193,6 @@
}, },
{ {
"BriefDescription": "Super Queue full stall cycles", "BriefDescription": "Super Queue full stall cycles",
"Counter": "0,1,2,3",
"EventCode": "0xF6", "EventCode": "0xF6",
"EventName": "SQ_FULL_STALL_CYCLES", "EventName": "SQ_FULL_STALL_CYCLES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
......
tools/perf/pmu-events/arch/x86/westmereex/virtual-memory.json
View file @ 6abaa020
[ [
{ {
"BriefDescription": "DTLB load misses", "BriefDescription": "DTLB load misses",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.ANY", "EventName": "DTLB_LOAD_MISSES.ANY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -9,7 +8,6 @@ ...@@ -9,7 +8,6 @@
}, },
{ {
"BriefDescription": "DTLB load miss large page walks", "BriefDescription": "DTLB load miss large page walks",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.LARGE_WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.LARGE_WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -17,7 +15,6 @@ ...@@ -17,7 +15,6 @@
}, },
{ {
"BriefDescription": "DTLB load miss caused by low part of address", "BriefDescription": "DTLB load miss caused by low part of address",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.PDE_MISS", "EventName": "DTLB_LOAD_MISSES.PDE_MISS",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -25,7 +22,6 @@ ...@@ -25,7 +22,6 @@
}, },
{ {
"BriefDescription": "DTLB second level hit", "BriefDescription": "DTLB second level hit",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.STLB_HIT", "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -33,7 +29,6 @@ ...@@ -33,7 +29,6 @@
}, },
{ {
"BriefDescription": "DTLB load miss page walks complete", "BriefDescription": "DTLB load miss page walks complete",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED", "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -41,7 +36,6 @@ ...@@ -41,7 +36,6 @@
}, },
{ {
"BriefDescription": "DTLB load miss page walk cycles", "BriefDescription": "DTLB load miss page walk cycles",
"Counter": "0,1,2,3",
"EventCode": "0x8", "EventCode": "0x8",
"EventName": "DTLB_LOAD_MISSES.WALK_CYCLES", "EventName": "DTLB_LOAD_MISSES.WALK_CYCLES",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -49,7 +43,6 @@ ...@@ -49,7 +43,6 @@
}, },
{ {
"BriefDescription": "DTLB misses", "BriefDescription": "DTLB misses",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.ANY", "EventName": "DTLB_MISSES.ANY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -57,7 +50,6 @@ ...@@ -57,7 +50,6 @@
}, },
{ {
"BriefDescription": "DTLB miss large page walks", "BriefDescription": "DTLB miss large page walks",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.LARGE_WALK_COMPLETED", "EventName": "DTLB_MISSES.LARGE_WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -65,7 +57,6 @@ ...@@ -65,7 +57,6 @@
}, },
{ {
"BriefDescription": "DTLB misses caused by low part of address. Count also includes 2M page references because 2M pages do not use the PDE.", "BriefDescription": "DTLB misses caused by low part of address. Count also includes 2M page references because 2M pages do not use the PDE.",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.PDE_MISS", "EventName": "DTLB_MISSES.PDE_MISS",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -73,7 +64,6 @@ ...@@ -73,7 +64,6 @@
}, },
{ {
"BriefDescription": "DTLB first level misses but second level hit", "BriefDescription": "DTLB first level misses but second level hit",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.STLB_HIT", "EventName": "DTLB_MISSES.STLB_HIT",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -81,7 +71,6 @@ ...@@ -81,7 +71,6 @@
}, },
{ {
"BriefDescription": "DTLB miss page walks", "BriefDescription": "DTLB miss page walks",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.WALK_COMPLETED", "EventName": "DTLB_MISSES.WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -89,7 +78,6 @@ ...@@ -89,7 +78,6 @@
}, },
{ {
"BriefDescription": "DTLB miss page walk cycles", "BriefDescription": "DTLB miss page walk cycles",
"Counter": "0,1,2,3",
"EventCode": "0x49", "EventCode": "0x49",
"EventName": "DTLB_MISSES.WALK_CYCLES", "EventName": "DTLB_MISSES.WALK_CYCLES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -97,7 +85,6 @@ ...@@ -97,7 +85,6 @@
}, },
{ {
"BriefDescription": "Extended Page Table walk cycles", "BriefDescription": "Extended Page Table walk cycles",
"Counter": "0,1,2,3",
"EventCode": "0x4F", "EventCode": "0x4F",
"EventName": "EPT.WALK_CYCLES", "EventName": "EPT.WALK_CYCLES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -105,7 +92,6 @@ ...@@ -105,7 +92,6 @@
}, },
{ {
"BriefDescription": "ITLB flushes", "BriefDescription": "ITLB flushes",
"Counter": "0,1,2,3",
"EventCode": "0xAE", "EventCode": "0xAE",
"EventName": "ITLB_FLUSH", "EventName": "ITLB_FLUSH",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -113,7 +99,6 @@ ...@@ -113,7 +99,6 @@
}, },
{ {
"BriefDescription": "ITLB miss", "BriefDescription": "ITLB miss",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.ANY", "EventName": "ITLB_MISSES.ANY",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -121,7 +106,6 @@ ...@@ -121,7 +106,6 @@
}, },
{ {
"BriefDescription": "ITLB miss large page walks", "BriefDescription": "ITLB miss large page walks",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.LARGE_WALK_COMPLETED", "EventName": "ITLB_MISSES.LARGE_WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -129,7 +113,6 @@ ...@@ -129,7 +113,6 @@
}, },
{ {
"BriefDescription": "ITLB miss page walks", "BriefDescription": "ITLB miss page walks",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_COMPLETED", "EventName": "ITLB_MISSES.WALK_COMPLETED",
"SampleAfterValue": "200000", "SampleAfterValue": "200000",
...@@ -137,7 +120,6 @@ ...@@ -137,7 +120,6 @@
}, },
{ {
"BriefDescription": "ITLB miss page walk cycles", "BriefDescription": "ITLB miss page walk cycles",
"Counter": "0,1,2,3",
"EventCode": "0x85", "EventCode": "0x85",
"EventName": "ITLB_MISSES.WALK_CYCLES", "EventName": "ITLB_MISSES.WALK_CYCLES",
"SampleAfterValue": "2000000", "SampleAfterValue": "2000000",
...@@ -145,7 +127,6 @@ ...@@ -145,7 +127,6 @@
}, },
{ {
"BriefDescription": "Retired instructions that missed the ITLB (Precise Event)", "BriefDescription": "Retired instructions that missed the ITLB (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xC8", "EventCode": "0xC8",
"EventName": "ITLB_MISS_RETIRED", "EventName": "ITLB_MISS_RETIRED",
"PEBS": "1", "PEBS": "1",
...@@ -154,7 +135,6 @@ ...@@ -154,7 +135,6 @@
}, },
{ {
"BriefDescription": "Retired loads that miss the DTLB (Precise Event)", "BriefDescription": "Retired loads that miss the DTLB (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xCB", "EventCode": "0xCB",
"EventName": "MEM_LOAD_RETIRED.DTLB_MISS", "EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
"PEBS": "1", "PEBS": "1",
...@@ -163,7 +143,6 @@ ...@@ -163,7 +143,6 @@
}, },
{ {
"BriefDescription": "Retired stores that miss the DTLB (Precise Event)", "BriefDescription": "Retired stores that miss the DTLB (Precise Event)",
"Counter": "0,1,2,3",
"EventCode": "0xC", "EventCode": "0xC",
"EventName": "MEM_STORE_RETIRED.DTLB_MISS", "EventName": "MEM_STORE_RETIRED.DTLB_MISS",
"PEBS": "1", "PEBS": "1",
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7