Skip to content

L
linux
Commit 74fd7fda authored by Dmitry Baryshkov's avatar Dmitry Baryshkov
Browse files
Options

drm/msm/dpu: use dpu_sw_pipe for dpu_hw_sspp callbacks 

Where feasible, use dpu_sw_pipe rather than a combo of dpu_hw_sspp and
multirect_index/_mode arguments.
Reviewed-by: default avatarAbhinav Kumar <quic_abhinavk@quicinc.com>
Tested-by: Abhinav Kumar <quic_abhinavk@quicinc.com> # sc7280
Signed-off-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
Patchwork: https://patchwork.freedesktop.org/patch/527333/
Link: https://lore.kernel.org/r/20230316161653.4106395-9-dmitry.baryshkov@linaro.orgSigned-off-by: default avatarDmitry Baryshkov <dmitry.baryshkov@linaro.org>
parent 3cfcd130
Hide whitespace changes
Inline Side-by-side
Showing with 84 additions and 103 deletions
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c
View file @ 74fd7fda
...@@ -168,17 +168,16 @@ static int _sspp_subblk_offset(struct dpu_hw_sspp *ctx, ...@@ -168,17 +168,16 @@ static int _sspp_subblk_offset(struct dpu_hw_sspp *ctx,
return rc; return rc;
} }
static void dpu_hw_sspp_setup_multirect(struct dpu_hw_sspp *ctx, static void dpu_hw_sspp_setup_multirect(struct dpu_sw_pipe *pipe)
enum dpu_sspp_multirect_index index,
enum dpu_sspp_multirect_mode mode)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
u32 mode_mask; u32 mode_mask;
u32 idx; u32 idx;
if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx)) if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx))
return; return;
if (index == DPU_SSPP_RECT_SOLO) { if (pipe->multirect_index == DPU_SSPP_RECT_SOLO) {
/** /**
* if rect index is RECT_SOLO, we cannot expect a * if rect index is RECT_SOLO, we cannot expect a
* virtual plane sharing the same SSPP id. So we go * virtual plane sharing the same SSPP id. So we go
...@@ -187,8 +186,8 @@ static void dpu_hw_sspp_setup_multirect(struct dpu_hw_sspp *ctx, ...@@ -187,8 +186,8 @@ static void dpu_hw_sspp_setup_multirect(struct dpu_hw_sspp *ctx,
mode_mask = 0; mode_mask = 0;
} else { } else {
mode_mask = DPU_REG_READ(&ctx->hw, SSPP_MULTIRECT_OPMODE + idx); mode_mask = DPU_REG_READ(&ctx->hw, SSPP_MULTIRECT_OPMODE + idx);
mode_mask |= index; mode_mask |= pipe->multirect_index;
if (mode == DPU_SSPP_MULTIRECT_TIME_MX) if (pipe->multirect_mode == DPU_SSPP_MULTIRECT_TIME_MX)
mode_mask |= BIT(2); mode_mask |= BIT(2);
else else
mode_mask &= ~BIT(2); mode_mask &= ~BIT(2);
...@@ -239,10 +238,10 @@ static void _sspp_setup_csc10_opmode(struct dpu_hw_sspp *ctx, ...@@ -239,10 +238,10 @@ static void _sspp_setup_csc10_opmode(struct dpu_hw_sspp *ctx,
/* /*
* Setup source pixel format, flip, * Setup source pixel format, flip,
*/ */
static void dpu_hw_sspp_setup_format(struct dpu_hw_sspp *ctx, static void dpu_hw_sspp_setup_format(struct dpu_sw_pipe *pipe,
const struct dpu_format *fmt, u32 flags, const struct dpu_format *fmt, u32 flags)
enum dpu_sspp_multirect_index rect_mode)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
struct dpu_hw_blk_reg_map *c; struct dpu_hw_blk_reg_map *c;
u32 chroma_samp, unpack, src_format; u32 chroma_samp, unpack, src_format;
u32 opmode = 0; u32 opmode = 0;
...@@ -253,7 +252,8 @@ static void dpu_hw_sspp_setup_format(struct dpu_hw_sspp *ctx, ...@@ -253,7 +252,8 @@ static void dpu_hw_sspp_setup_format(struct dpu_hw_sspp *ctx,
if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx) || !fmt) if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx) || !fmt)
return; return;
if (rect_mode == DPU_SSPP_RECT_SOLO || rect_mode == DPU_SSPP_RECT_0) { if (pipe->multirect_index == DPU_SSPP_RECT_SOLO ||
pipe->multirect_index == DPU_SSPP_RECT_0) {
op_mode_off = SSPP_SRC_OP_MODE; op_mode_off = SSPP_SRC_OP_MODE;
unpack_pat_off = SSPP_SRC_UNPACK_PATTERN; unpack_pat_off = SSPP_SRC_UNPACK_PATTERN;
format_off = SSPP_SRC_FORMAT; format_off = SSPP_SRC_FORMAT;
...@@ -447,10 +447,10 @@ static u32 _dpu_hw_sspp_get_scaler3_ver(struct dpu_hw_sspp *ctx) ...@@ -447,10 +447,10 @@ static u32 _dpu_hw_sspp_get_scaler3_ver(struct dpu_hw_sspp *ctx)
/* /*
* dpu_hw_sspp_setup_rects() * dpu_hw_sspp_setup_rects()
*/ */
static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx, static void dpu_hw_sspp_setup_rects(struct dpu_sw_pipe *pipe,
struct dpu_hw_sspp_cfg *cfg, struct dpu_hw_sspp_cfg *cfg)
enum dpu_sspp_multirect_index rect_index)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
struct dpu_hw_blk_reg_map *c; struct dpu_hw_blk_reg_map *c;
u32 src_size, src_xy, dst_size, dst_xy, ystride0, ystride1; u32 src_size, src_xy, dst_size, dst_xy, ystride0, ystride1;
u32 src_size_off, src_xy_off, out_size_off, out_xy_off; u32 src_size_off, src_xy_off, out_size_off, out_xy_off;
...@@ -461,7 +461,8 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx, ...@@ -461,7 +461,8 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx,
c = &ctx->hw; c = &ctx->hw;
if (rect_index == DPU_SSPP_RECT_SOLO || rect_index == DPU_SSPP_RECT_0) { if (pipe->multirect_index == DPU_SSPP_RECT_SOLO ||
pipe->multirect_index == DPU_SSPP_RECT_0) {
src_size_off = SSPP_SRC_SIZE; src_size_off = SSPP_SRC_SIZE;
src_xy_off = SSPP_SRC_XY; src_xy_off = SSPP_SRC_XY;
out_size_off = SSPP_OUT_SIZE; out_size_off = SSPP_OUT_SIZE;
...@@ -482,7 +483,7 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx, ...@@ -482,7 +483,7 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx,
dst_size = (drm_rect_height(&cfg->dst_rect) << 16) | dst_size = (drm_rect_height(&cfg->dst_rect) << 16) |
drm_rect_width(&cfg->dst_rect); drm_rect_width(&cfg->dst_rect);
if (rect_index == DPU_SSPP_RECT_SOLO) { if (pipe->multirect_index == DPU_SSPP_RECT_SOLO) {
ystride0 = (cfg->layout.plane_pitch[0]) | ystride0 = (cfg->layout.plane_pitch[0]) |
(cfg->layout.plane_pitch[1] << 16); (cfg->layout.plane_pitch[1] << 16);
ystride1 = (cfg->layout.plane_pitch[2]) | ystride1 = (cfg->layout.plane_pitch[2]) |
...@@ -491,7 +492,7 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx, ...@@ -491,7 +492,7 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx,
ystride0 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE0 + idx); ystride0 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE0 + idx);
ystride1 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE1 + idx); ystride1 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE1 + idx);
if (rect_index == DPU_SSPP_RECT_0) { if (pipe->multirect_index == DPU_SSPP_RECT_0) {
ystride0 = (ystride0 & 0xFFFF0000) | ystride0 = (ystride0 & 0xFFFF0000) |
(cfg->layout.plane_pitch[0] & 0x0000FFFF); (cfg->layout.plane_pitch[0] & 0x0000FFFF);
ystride1 = (ystride1 & 0xFFFF0000)| ystride1 = (ystride1 & 0xFFFF0000)|
...@@ -516,21 +517,21 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx, ...@@ -516,21 +517,21 @@ static void dpu_hw_sspp_setup_rects(struct dpu_hw_sspp *ctx,
DPU_REG_WRITE(c, SSPP_SRC_YSTRIDE1 + idx, ystride1); DPU_REG_WRITE(c, SSPP_SRC_YSTRIDE1 + idx, ystride1);
} }
static void dpu_hw_sspp_setup_sourceaddress(struct dpu_hw_sspp *ctx, static void dpu_hw_sspp_setup_sourceaddress(struct dpu_sw_pipe *pipe,
struct dpu_hw_sspp_cfg *cfg, struct dpu_hw_sspp_cfg *cfg)
enum dpu_sspp_multirect_index rect_mode)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
int i; int i;
u32 idx; u32 idx;
if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx)) if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx))
return; return;
if (rect_mode == DPU_SSPP_RECT_SOLO) { if (pipe->multirect_index == DPU_SSPP_RECT_SOLO) {
for (i = 0; i < ARRAY_SIZE(cfg->layout.plane_addr); i++) for (i = 0; i < ARRAY_SIZE(cfg->layout.plane_addr); i++)
DPU_REG_WRITE(&ctx->hw, SSPP_SRC0_ADDR + idx + i * 0x4, DPU_REG_WRITE(&ctx->hw, SSPP_SRC0_ADDR + idx + i * 0x4,
cfg->layout.plane_addr[i]); cfg->layout.plane_addr[i]);
} else if (rect_mode == DPU_SSPP_RECT_0) { } else if (pipe->multirect_index == DPU_SSPP_RECT_0) {
DPU_REG_WRITE(&ctx->hw, SSPP_SRC0_ADDR + idx, DPU_REG_WRITE(&ctx->hw, SSPP_SRC0_ADDR + idx,
cfg->layout.plane_addr[0]); cfg->layout.plane_addr[0]);
DPU_REG_WRITE(&ctx->hw, SSPP_SRC2_ADDR + idx, DPU_REG_WRITE(&ctx->hw, SSPP_SRC2_ADDR + idx,
...@@ -560,15 +561,16 @@ static void dpu_hw_sspp_setup_csc(struct dpu_hw_sspp *ctx, ...@@ -560,15 +561,16 @@ static void dpu_hw_sspp_setup_csc(struct dpu_hw_sspp *ctx,
dpu_hw_csc_setup(&ctx->hw, idx, data, csc10); dpu_hw_csc_setup(&ctx->hw, idx, data, csc10);
} }
static void dpu_hw_sspp_setup_solidfill(struct dpu_hw_sspp *ctx, u32 color, enum static void dpu_hw_sspp_setup_solidfill(struct dpu_sw_pipe *pipe, u32 color)
dpu_sspp_multirect_index rect_index)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
u32 idx; u32 idx;
if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx)) if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx))
return; return;
if (rect_index == DPU_SSPP_RECT_SOLO || rect_index == DPU_SSPP_RECT_0) if (pipe->multirect_index == DPU_SSPP_RECT_SOLO ||
pipe->multirect_index == DPU_SSPP_RECT_0)
DPU_REG_WRITE(&ctx->hw, SSPP_SRC_CONSTANT_COLOR + idx, color); DPU_REG_WRITE(&ctx->hw, SSPP_SRC_CONSTANT_COLOR + idx, color);
else else
DPU_REG_WRITE(&ctx->hw, SSPP_SRC_CONSTANT_COLOR_REC1 + idx, DPU_REG_WRITE(&ctx->hw, SSPP_SRC_CONSTANT_COLOR_REC1 + idx,
...@@ -630,10 +632,10 @@ static void dpu_hw_sspp_setup_qos_ctrl(struct dpu_hw_sspp *ctx, ...@@ -630,10 +632,10 @@ static void dpu_hw_sspp_setup_qos_ctrl(struct dpu_hw_sspp *ctx,
DPU_REG_WRITE(&ctx->hw, SSPP_QOS_CTRL + idx, qos_ctrl); DPU_REG_WRITE(&ctx->hw, SSPP_QOS_CTRL + idx, qos_ctrl);
} }
static void dpu_hw_sspp_setup_cdp(struct dpu_hw_sspp *ctx, static void dpu_hw_sspp_setup_cdp(struct dpu_sw_pipe *pipe,
struct dpu_hw_cdp_cfg *cfg, struct dpu_hw_cdp_cfg *cfg)
enum dpu_sspp_multirect_index index)
{ {
struct dpu_hw_sspp *ctx = pipe->sspp;
u32 idx; u32 idx;
u32 cdp_cntl = 0; u32 cdp_cntl = 0;
u32 cdp_cntl_offset = 0; u32 cdp_cntl_offset = 0;
...@@ -644,7 +646,8 @@ static void dpu_hw_sspp_setup_cdp(struct dpu_hw_sspp *ctx, ...@@ -644,7 +646,8 @@ static void dpu_hw_sspp_setup_cdp(struct dpu_hw_sspp *ctx,
if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx)) if (_sspp_subblk_offset(ctx, DPU_SSPP_SRC, &idx))
return; return;
if (index == DPU_SSPP_RECT_SOLO || index == DPU_SSPP_RECT_0) if (pipe->multirect_index == DPU_SSPP_RECT_SOLO ||
pipe->multirect_index == DPU_SSPP_RECT_0)
cdp_cntl_offset = SSPP_CDP_CNTL; cdp_cntl_offset = SSPP_CDP_CNTL;
else else
cdp_cntl_offset = SSPP_CDP_CNTL_REC1; cdp_cntl_offset = SSPP_CDP_CNTL_REC1;
......
drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.h
View file @ 74fd7fda
...@@ -217,24 +217,20 @@ struct dpu_sw_pipe { ...@@ -217,24 +217,20 @@ struct dpu_sw_pipe {
struct dpu_hw_sspp_ops { struct dpu_hw_sspp_ops {
/** /**
* setup_format - setup pixel format cropping rectangle, flip * setup_format - setup pixel format cropping rectangle, flip
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @cfg: Pointer to pipe config structure * @cfg: Pointer to pipe config structure
* @flags: Extra flags for format config * @flags: Extra flags for format config
* @index: rectangle index in multirect
*/ */
void (*setup_format)(struct dpu_hw_sspp *ctx, void (*setup_format)(struct dpu_sw_pipe *pipe,
const struct dpu_format *fmt, u32 flags, const struct dpu_format *fmt, u32 flags);
enum dpu_sspp_multirect_index index);
/** /**
* setup_rects - setup pipe ROI rectangles * setup_rects - setup pipe ROI rectangles
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @cfg: Pointer to pipe config structure * @cfg: Pointer to pipe config structure
* @index: rectangle index in multirect
*/ */
void (*setup_rects)(struct dpu_hw_sspp *ctx, void (*setup_rects)(struct dpu_sw_pipe *pipe,
struct dpu_hw_sspp_cfg *cfg, struct dpu_hw_sspp_cfg *cfg);
enum dpu_sspp_multirect_index index);
/** /**
* setup_pe - setup pipe pixel extension * setup_pe - setup pipe pixel extension
...@@ -246,13 +242,11 @@ struct dpu_hw_sspp_ops { ...@@ -246,13 +242,11 @@ struct dpu_hw_sspp_ops {
/** /**
* setup_sourceaddress - setup pipe source addresses * setup_sourceaddress - setup pipe source addresses
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @cfg: Pointer to pipe config structure * @cfg: Pointer to pipe config structure
* @index: rectangle index in multirect
*/ */
void (*setup_sourceaddress)(struct dpu_hw_sspp *ctx, void (*setup_sourceaddress)(struct dpu_sw_pipe *ctx,
struct dpu_hw_sspp_cfg *cfg, struct dpu_hw_sspp_cfg *cfg);
enum dpu_sspp_multirect_index index);
/** /**
* setup_csc - setup color space coversion * setup_csc - setup color space coversion
...@@ -263,24 +257,18 @@ struct dpu_hw_sspp_ops { ...@@ -263,24 +257,18 @@ struct dpu_hw_sspp_ops {
/** /**
* setup_solidfill - enable/disable colorfill * setup_solidfill - enable/disable colorfill
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @const_color: Fill color value * @const_color: Fill color value
* @flags: Pipe flags * @flags: Pipe flags
* @index: rectangle index in multirect
*/ */
void (*setup_solidfill)(struct dpu_hw_sspp *ctx, u32 color, void (*setup_solidfill)(struct dpu_sw_pipe *pipe, u32 color);
enum dpu_sspp_multirect_index index);
/** /**
* setup_multirect - setup multirect configuration * setup_multirect - setup multirect configuration
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @index: rectangle index in multirect
* @mode: parallel fetch / time multiplex multirect mode
*/ */
void (*setup_multirect)(struct dpu_hw_sspp *ctx, void (*setup_multirect)(struct dpu_sw_pipe *pipe);
enum dpu_sspp_multirect_index index,
enum dpu_sspp_multirect_mode mode);
/** /**
* setup_sharpening - setup sharpening * setup_sharpening - setup sharpening
...@@ -345,13 +333,11 @@ struct dpu_hw_sspp_ops { ...@@ -345,13 +333,11 @@ struct dpu_hw_sspp_ops {
/** /**
* setup_cdp - setup client driven prefetch * setup_cdp - setup client driven prefetch
* @ctx: Pointer to pipe context * @pipe: Pointer to software pipe context
* @cfg: Pointer to cdp configuration * @cfg: Pointer to cdp configuration
* @index: rectangle index in multirect
*/ */
void (*setup_cdp)(struct dpu_hw_sspp *ctx, void (*setup_cdp)(struct dpu_sw_pipe *pipe,
struct dpu_hw_cdp_cfg *cfg, struct dpu_hw_cdp_cfg *cfg);
enum dpu_sspp_multirect_index index);
}; };
/** /**
......
drivers/gpu/drm/msm/disp/dpu1/dpu_plane.c
View file @ 74fd7fda
...@@ -484,23 +484,21 @@ static void _dpu_plane_set_scanout(struct drm_plane *plane, ...@@ -484,23 +484,21 @@ static void _dpu_plane_set_scanout(struct drm_plane *plane,
if (ret) if (ret)
DPU_ERROR_PLANE(pdpu, "failed to get format layout, %d\n", ret); DPU_ERROR_PLANE(pdpu, "failed to get format layout, %d\n", ret);
else if (pstate->pipe.sspp->ops.setup_sourceaddress) { else if (pstate->pipe.sspp->ops.setup_sourceaddress) {
trace_dpu_plane_set_scanout(pstate->pipe.sspp->idx, trace_dpu_plane_set_scanout(&pstate->pipe,
&pipe_cfg->layout, &pipe_cfg->layout);
pstate->pipe.multirect_index); pstate->pipe.sspp->ops.setup_sourceaddress(&pstate->pipe, pipe_cfg);
pstate->pipe.sspp->ops.setup_sourceaddress(pstate->pipe.sspp, pipe_cfg,
pstate->pipe.multirect_index);
} }
} }
static void _dpu_plane_setup_scaler3(struct dpu_plane *pdpu, static void _dpu_plane_setup_scaler3(struct dpu_hw_sspp *pipe_hw,
struct dpu_plane_state *pstate,
uint32_t src_w, uint32_t src_h, uint32_t dst_w, uint32_t dst_h, uint32_t src_w, uint32_t src_h, uint32_t dst_w, uint32_t dst_h,
struct dpu_hw_scaler3_cfg *scale_cfg, struct dpu_hw_scaler3_cfg *scale_cfg,
const struct dpu_format *fmt, const struct dpu_format *fmt,
uint32_t chroma_subsmpl_h, uint32_t chroma_subsmpl_v) uint32_t chroma_subsmpl_h, uint32_t chroma_subsmpl_v,
unsigned int rotation)
{ {
uint32_t i; uint32_t i;
bool inline_rotation = pstate->rotation & DRM_MODE_ROTATE_90; bool inline_rotation = rotation & DRM_MODE_ROTATE_90;
/* /*
* For inline rotation cases, scaler config is post-rotation, * For inline rotation cases, scaler config is post-rotation,
...@@ -539,7 +537,7 @@ static void _dpu_plane_setup_scaler3(struct dpu_plane *pdpu, ...@@ -539,7 +537,7 @@ static void _dpu_plane_setup_scaler3(struct dpu_plane *pdpu,
scale_cfg->src_height[i] /= chroma_subsmpl_v; scale_cfg->src_height[i] /= chroma_subsmpl_v;
} }
if (pstate->pipe.sspp->cap->features & if (pipe_hw->cap->features &
BIT(DPU_SSPP_SCALER_QSEED4)) { BIT(DPU_SSPP_SCALER_QSEED4)) {
scale_cfg->preload_x[i] = DPU_QSEED4_DEFAULT_PRELOAD_H; scale_cfg->preload_x[i] = DPU_QSEED4_DEFAULT_PRELOAD_H;
scale_cfg->preload_y[i] = DPU_QSEED4_DEFAULT_PRELOAD_V; scale_cfg->preload_y[i] = DPU_QSEED4_DEFAULT_PRELOAD_V;
...@@ -636,11 +634,12 @@ static const struct dpu_csc_cfg *_dpu_plane_get_csc(struct dpu_plane *pdpu, cons ...@@ -636,11 +634,12 @@ static const struct dpu_csc_cfg *_dpu_plane_get_csc(struct dpu_plane *pdpu, cons
return csc_ptr; return csc_ptr;
} }
static void _dpu_plane_setup_scaler(struct dpu_plane *pdpu, static void _dpu_plane_setup_scaler(struct dpu_sw_pipe *pipe,
struct dpu_plane_state *pstate,
const struct dpu_format *fmt, bool color_fill, const struct dpu_format *fmt, bool color_fill,
struct dpu_hw_sspp_cfg *pipe_cfg) struct dpu_hw_sspp_cfg *pipe_cfg,
unsigned int rotation)
{ {
struct dpu_hw_sspp *pipe_hw = pipe->sspp;
const struct drm_format_info *info = drm_format_info(fmt->base.pixel_format); const struct drm_format_info *info = drm_format_info(fmt->base.pixel_format);
struct dpu_hw_scaler3_cfg scaler3_cfg; struct dpu_hw_scaler3_cfg scaler3_cfg;
struct dpu_hw_pixel_ext pixel_ext; struct dpu_hw_pixel_ext pixel_ext;
...@@ -654,20 +653,21 @@ static void _dpu_plane_setup_scaler(struct dpu_plane *pdpu, ...@@ -654,20 +653,21 @@ static void _dpu_plane_setup_scaler(struct dpu_plane *pdpu,
/* don't chroma subsample if decimating */ /* don't chroma subsample if decimating */
/* update scaler. calculate default config for QSEED3 */ /* update scaler. calculate default config for QSEED3 */
_dpu_plane_setup_scaler3(pdpu, pstate, _dpu_plane_setup_scaler3(pipe_hw,
src_width, src_width,
src_height, src_height,
dst_width, dst_width,
dst_height, dst_height,
&scaler3_cfg, fmt, &scaler3_cfg, fmt,
info->hsub, info->vsub); info->hsub, info->vsub,
rotation);
/* configure pixel extension based on scalar config */ /* configure pixel extension based on scalar config */
_dpu_plane_setup_pixel_ext(&scaler3_cfg, &pixel_ext, _dpu_plane_setup_pixel_ext(&scaler3_cfg, &pixel_ext,
src_width, src_height, info->hsub, info->vsub); src_width, src_height, info->hsub, info->vsub);
if (pstate->pipe.sspp->ops.setup_pe) if (pipe_hw->ops.setup_pe)
pstate->pipe.sspp->ops.setup_pe(pstate->pipe.sspp, pipe_hw->ops.setup_pe(pipe_hw,
&pixel_ext); &pixel_ext);
/** /**
...@@ -675,9 +675,9 @@ static void _dpu_plane_setup_scaler(struct dpu_plane *pdpu, ...@@ -675,9 +675,9 @@ static void _dpu_plane_setup_scaler(struct dpu_plane *pdpu,
* bypassed. Still we need to update alpha and bitwidth * bypassed. Still we need to update alpha and bitwidth
* ONLY for RECT0 * ONLY for RECT0
*/ */
if (pstate->pipe.sspp->ops.setup_scaler && if (pipe_hw->ops.setup_scaler &&
pstate->pipe.multirect_index != DPU_SSPP_RECT_1) pipe->multirect_index != DPU_SSPP_RECT_1)
pstate->pipe.sspp->ops.setup_scaler(pstate->pipe.sspp, pipe_hw->ops.setup_scaler(pipe_hw,
pipe_cfg, pipe_cfg,
&scaler3_cfg); &scaler3_cfg);
} }
...@@ -707,9 +707,8 @@ static int _dpu_plane_color_fill(struct dpu_plane *pdpu, ...@@ -707,9 +707,8 @@ static int _dpu_plane_color_fill(struct dpu_plane *pdpu,
/* update sspp */ /* update sspp */
if (fmt && pstate->pipe.sspp->ops.setup_solidfill) { if (fmt && pstate->pipe.sspp->ops.setup_solidfill) {
pstate->pipe.sspp->ops.setup_solidfill(pstate->pipe.sspp, pstate->pipe.sspp->ops.setup_solidfill(&pstate->pipe,
(color & 0xFFFFFF) | ((alpha & 0xFF) << 24), (color & 0xFFFFFF) | ((alpha & 0xFF) << 24));
pstate->pipe.multirect_index);
/* override scaler/decimation if solid fill */ /* override scaler/decimation if solid fill */
pipe_cfg.dst_rect = pstate->base.dst; pipe_cfg.dst_rect = pstate->base.dst;
...@@ -722,16 +721,14 @@ static int _dpu_plane_color_fill(struct dpu_plane *pdpu, ...@@ -722,16 +721,14 @@ static int _dpu_plane_color_fill(struct dpu_plane *pdpu,
drm_rect_height(&pipe_cfg.dst_rect); drm_rect_height(&pipe_cfg.dst_rect);
if (pstate->pipe.sspp->ops.setup_format) if (pstate->pipe.sspp->ops.setup_format)
pstate->pipe.sspp->ops.setup_format(pstate->pipe.sspp, pstate->pipe.sspp->ops.setup_format(&pstate->pipe,
fmt, DPU_SSPP_SOLID_FILL, fmt, DPU_SSPP_SOLID_FILL);
pstate->pipe.multirect_index);
if (pstate->pipe.sspp->ops.setup_rects) if (pstate->pipe.sspp->ops.setup_rects)
pstate->pipe.sspp->ops.setup_rects(pstate->pipe.sspp, pstate->pipe.sspp->ops.setup_rects(&pstate->pipe,
&pipe_cfg, &pipe_cfg);
pstate->pipe.multirect_index);
_dpu_plane_setup_scaler(pdpu, pstate, fmt, true, &pipe_cfg); _dpu_plane_setup_scaler(&pstate->pipe, fmt, true, &pipe_cfg, pstate->rotation);
} }
return 0; return 0;
...@@ -1170,18 +1167,15 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane) ...@@ -1170,18 +1167,15 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane)
} }
if (pipe->sspp->ops.setup_rects) { if (pipe->sspp->ops.setup_rects) {
pipe->sspp->ops.setup_rects(pipe->sspp, pipe->sspp->ops.setup_rects(pipe,
&pipe_cfg, &pipe_cfg);
pipe->multirect_index);
} }
_dpu_plane_setup_scaler(pdpu, pstate, fmt, false, &pipe_cfg); _dpu_plane_setup_scaler(pipe, fmt, false, &pipe_cfg, pstate->rotation);
if (pipe->sspp->ops.setup_multirect) if (pipe->sspp->ops.setup_multirect)
pipe->sspp->ops.setup_multirect( pipe->sspp->ops.setup_multirect(
pipe->sspp, pipe);
pipe->multirect_index,
pipe->multirect_mode);
if (pipe->sspp->ops.setup_format) { if (pipe->sspp->ops.setup_format) {
unsigned int rotation = pstate->rotation; unsigned int rotation = pstate->rotation;
...@@ -1198,8 +1192,7 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane) ...@@ -1198,8 +1192,7 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane)
src_flags |= DPU_SSPP_ROT_90; src_flags |= DPU_SSPP_ROT_90;
/* update format */ /* update format */
pipe->sspp->ops.setup_format(pipe->sspp, fmt, src_flags, pipe->sspp->ops.setup_format(pipe, fmt, src_flags);
pipe->multirect_index);
if (pipe->sspp->ops.setup_cdp) { if (pipe->sspp->ops.setup_cdp) {
struct dpu_hw_cdp_cfg cdp_cfg; struct dpu_hw_cdp_cfg cdp_cfg;
...@@ -1215,7 +1208,7 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane) ...@@ -1215,7 +1208,7 @@ static void dpu_plane_sspp_atomic_update(struct drm_plane *plane)
DPU_FORMAT_IS_TILE(fmt); DPU_FORMAT_IS_TILE(fmt);
cdp_cfg.preload_ahead = DPU_SSPP_CDP_PRELOAD_AHEAD_64; cdp_cfg.preload_ahead = DPU_SSPP_CDP_PRELOAD_AHEAD_64;
pipe->sspp->ops.setup_cdp(pipe->sspp, &cdp_cfg, pipe->multirect_index); pipe->sspp->ops.setup_cdp(pipe, &cdp_cfg);
} }
} }
......
drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h
View file @ 74fd7fda
...@@ -762,18 +762,17 @@ TRACE_EVENT(dpu_crtc_disable_frame_pending, ...@@ -762,18 +762,17 @@ TRACE_EVENT(dpu_crtc_disable_frame_pending,
); );
TRACE_EVENT(dpu_plane_set_scanout, TRACE_EVENT(dpu_plane_set_scanout,
TP_PROTO(enum dpu_sspp index, struct dpu_hw_fmt_layout *layout, TP_PROTO(struct dpu_sw_pipe *pipe, struct dpu_hw_fmt_layout *layout),
enum dpu_sspp_multirect_index multirect_index), TP_ARGS(pipe, layout),
TP_ARGS(index, layout, multirect_index),
TP_STRUCT__entry( TP_STRUCT__entry(
__field( enum dpu_sspp, index ) __field( enum dpu_sspp, index )
__field_struct( struct dpu_hw_fmt_layout, layout ) __field_struct( struct dpu_hw_fmt_layout, layout )
__field( enum dpu_sspp_multirect_index, multirect_index) __field( enum dpu_sspp_multirect_index, multirect_index)
), ),
TP_fast_assign( TP_fast_assign(
__entry->index = index; __entry->index = pipe->sspp->idx;
__entry->layout = *layout; __entry->layout = *layout;
__entry->multirect_index = multirect_index; __entry->multirect_index = pipe->multirect_index;
), ),
TP_printk("index:%d layout:{%ux%u @ [%u/%u, %u/%u, %u/%u, %u/%u]} " TP_printk("index:%d layout:{%ux%u @ [%u/%u, %u/%u, %u/%u, %u/%u]} "
"multirect_index:%d", __entry->index, __entry->layout.width, "multirect_index:%d", __entry->index, __entry->layout.width,
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment
GitLab Nexedi Edition | About GitLab | About Nexedi | 沪ICP备2021021310号-2 | 沪ICP备2021021310号-7