Commit 827f5fc8 authored by Konrad Dybcio's avatar Konrad Dybcio Committed by Bjorn Andersson

arm64: dts: qcom: sc7280: Mark SDHCI hosts as cache-coherent

The SDHCI hosts on SC7280 are cache-coherent, just like on most fairly
recent Qualcomm SoCs. Mark them as such.

Fixes: 298c81a7 ("arm64: dts: qcom: sc7280: Add nodes for eMMC and SD card")
Signed-off-by: default avatarKonrad Dybcio <konrad.dybcio@linaro.org>
Link: https://lore.kernel.org/r/20231218-topic-7280_dmac_sdhci-v1-1-97af7efd64a1@linaro.orgSigned-off-by: default avatarBjorn Andersson <andersson@kernel.org>
parent 0afa885d
...@@ -1000,6 +1000,7 @@ sdhc_1: mmc@7c4000 { ...@@ -1000,6 +1000,7 @@ sdhc_1: mmc@7c4000 {
bus-width = <8>; bus-width = <8>;
supports-cqe; supports-cqe;
dma-coherent;
qcom,dll-config = <0x0007642c>; qcom,dll-config = <0x0007642c>;
qcom,ddr-config = <0x80040868>; qcom,ddr-config = <0x80040868>;
...@@ -3458,6 +3459,7 @@ sdhc_2: mmc@8804000 { ...@@ -3458,6 +3459,7 @@ sdhc_2: mmc@8804000 {
operating-points-v2 = <&sdhc2_opp_table>; operating-points-v2 = <&sdhc2_opp_table>;
bus-width = <4>; bus-width = <4>;
dma-coherent;
qcom,dll-config = <0x0007642c>; qcom,dll-config = <0x0007642c>;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment