Commit 86f887c1 authored by Phil Edworthy's avatar Phil Edworthy Committed by Rafael J. Wysocki

ARM: shmobile: r8a7779: Route all interrupts to ARM

Without this, the interrupts for I2C, VIN, GPIO, SDHC, HSCIF and
HPB-DMAC are sent to the SH processor.
Signed-off-by: default avatarPhil Edworthy <phil.edworthy@renesas.com>
Acked-by: default avatarMagnus Damm <damm@opensource.se>
Signed-off-by: default avatarRafael J. Wysocki <rjw@sisk.pl>
parent c207d2df
...@@ -35,6 +35,9 @@ ...@@ -35,6 +35,9 @@
#define INT2SMSKCR3 0xfe7822ac #define INT2SMSKCR3 0xfe7822ac
#define INT2SMSKCR4 0xfe7822b0 #define INT2SMSKCR4 0xfe7822b0
#define INT2NTSR0 0xfe700060
#define INT2NTSR1 0xfe700064
static int r8a7779_set_wake(struct irq_data *data, unsigned int on) static int r8a7779_set_wake(struct irq_data *data, unsigned int on)
{ {
return 0; /* always allow wakeup */ return 0; /* always allow wakeup */
...@@ -49,6 +52,10 @@ void __init r8a7779_init_irq(void) ...@@ -49,6 +52,10 @@ void __init r8a7779_init_irq(void)
gic_init(0, 29, gic_dist_base, gic_cpu_base); gic_init(0, 29, gic_dist_base, gic_cpu_base);
gic_arch_extn.irq_set_wake = r8a7779_set_wake; gic_arch_extn.irq_set_wake = r8a7779_set_wake;
/* route all interrupts to ARM */
__raw_writel(0xffffffff, INT2NTSR0);
__raw_writel(0x3fffffff, INT2NTSR1);
/* unmask all known interrupts in INTCS2 */ /* unmask all known interrupts in INTCS2 */
__raw_writel(0xfffffff0, INT2SMSKCR0); __raw_writel(0xfffffff0, INT2SMSKCR0);
__raw_writel(0xfff7ffff, INT2SMSKCR1); __raw_writel(0xfff7ffff, INT2SMSKCR1);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment