Commit 8d01d75f authored by David S. Miller's avatar David S. Miller

[TG3]: Set GRC_MISC_CFG prescaler more safely.

parent 99e81246
...@@ -4602,8 +4602,10 @@ static int tg3_reset_hw(struct tg3 *tp) ...@@ -4602,8 +4602,10 @@ static int tg3_reset_hw(struct tg3 *tp)
(GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP)); (GRC_MODE_IRQ_ON_MAC_ATTN | GRC_MODE_HOST_STACKUP));
/* Setup the timer prescalar register. Clock is always 66Mhz. */ /* Setup the timer prescalar register. Clock is always 66Mhz. */
tw32(GRC_MISC_CFG, val = tr32(GRC_MISC_CFG);
(65 << GRC_MISC_CFG_PRESCALAR_SHIFT)); val &= ~0xff;
val |= (65 << GRC_MISC_CFG_PRESCALAR_SHIFT);
tw32(GRC_MISC_CFG, val);
/* Initialize MBUF/DESC pool. */ /* Initialize MBUF/DESC pool. */
if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) { if (GET_ASIC_REV(tp->pci_chip_rev_id) != ASIC_REV_5705) {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment